

---

# PwrSoC 2023: Current-Shared Multi-Phase FIVRs with Phase-Shedding-Optimized AC Dynamics

**Prof. Hyun-Sik Kim**

Circuit Design Research Lab.  
School of Electrical Engineering  
KAIST, Daejeon, Korea



# Outline


---

- **Introduction to Multiphase FIVR (MP-FIVR)**
- **Current-Shared 400MHz/phase 6-Phase FIVR with Bond-Wire Inductors**
  - Inter-Inductor Current Balancing: PVDS
  - Phase-Shedding-Optimized AC Dynamics
  - DLL-based MPCG for Granular Phase Count Control
  - Chip Implementation and Measurement
- **Current-Shared 200MHz/phase 4-phase FIVR with On-Chip Spiral Inductors**
  - Current-Shared 2-Phase 2L1C Topology
  - 4-Phase 4L2C Topology for Inter-Channel Current-Balancing
  - Chip Implementation and Measurement
- **Summary**

# Advantages of Multiphase FIVR (MP-FIVR)


\*FIVR: fully integrated voltage regulator

## Mobile CPU Power Consumption




Source: M. Halpern, HPCA'16

## Multiphase (4-Phase) FIVR Architecture




- MP-FIVR's power delivery to large domains
  - Heavier loads are efficiently covered by multiple inductors and sub-converters.
  - A higher effective frequency ( $T_s/4$ ) facilitates fast DVS and mitigates voltage droop.


# Recent Works related to MP-(F)IVR




- ISSCC'22 (Intel) 4nm FinFET
- In-package IND 5nH/phase x 4-PH
- Automatic phase-shedding (APS)




- ISSCC'22 & JSSC'22 (KAIST) 28nm
- Bond-wire 1nH/phase x 6-PH
- $I_L$ -balance / granular PS / AC opt.




- VLSI'22 (KAIST) 55nm
- On-chip spiral 2nH/phase x 4-PH
- $I_L$ -shared 2L1C topology / ICB



- ISSCC'21 (ETH Zurich) 180nm
- On-chip coupled-L 3nH, 2-phase
- EM-coupled class-D LC topology



- ISSCC'21 (Intel) 22nm
- In-package ACI 2nH/phase x 4-PH
- Cross-tile current-sharing



- JSSC'21 (Washington State U.) 65nm
- On-chip spiral 0.85nH, 1-phase
- SIC hybrid topology

# Challenges in MP-FIVR: Current-Sharing Imbalance

## □ Inequal resistance ( $\Delta R_{Eq}$ )


- Power switch  $R_{ON}$
- Inductor DCR

## □ Inductance mismatch ( $\Delta L$ )


- Closely-spaced inductors
- On-chip inductors' PIC\* effect

## □ Duty skew ( $\Delta D$ )


- $F_{SW} > 100\text{MHz}$
- More sensitive to skew




Large output ripple





Hotspot (low reliability)



Losing benefit of MP-IVR





# Challenges in MP-FIVR: Phase-Shedding




- Phase-Shedding **controls the phase count** for high efficiency over a wide  $I_{Load}$
- Previous MP-IVRs (ISSCC'22, JSSC'13) support only the **binary # of phases** 😞
  - # of phases = **1 – 2 – 4 – 8** for simplicity of phase division
  - It would be better if the phase-shedding is **more fine-grained** (e.g., **1 – 2 – 3 – 4 – 5 – ...**) 😊

# Challenges in MP-FIVR: AC Dynamics with Phase-Shedding



## □ Dynamics for wide range of L/C combinations

- For stability, “ $N=1$ ” is the worst case.
- If designing  $C_c$  based on “ $N=1$  (the lowest  $\omega_o$ )”, we can’t exploit the fast-transient response of the multiphase ( $N > 1$ ) IVR.
- **Phase-shedding-optimized loop design is needed.**




# Outline


---

- Introduction to Multiphase FIVR (MP-FIVR)
- Current-Shared 400MHz/phase 6-Phase FIVR with Bond-Wire Inductors
  - Inter-Inductor Current Balancing: PVDS
  - Phase-Shedding-Optimized AC Dynamics
  - DLL-based MPCG for Granular Phase Count Control
  - Chip Implementation and Measurement
- Current-Shared 200MHz/phase 4-phase FIVR with On-Chip Spiral Inductors
  - Current-Shared 2-Phase 2L1C Topology
  - 4-Phase 4L2C Topology for Inter-Channel Current-Balancing
  - Chip Implementation and Measurement
- Summary


# PVDS Current-Sharing: Peak-and-Valley Differential Sensing



Peak-Differential Sensing (PDS)





Valley-Differential Sensing (VDS)



- PVDS magnetizes  $L_1$  and  $L_2$  shortly with  $C_F$  for fully-differential sensing  $\Delta I_L$ 
  - If  $I_{L1} < I_{L2}$  →  $V_{CF}$  will deviate from 0V and **continuously increase ( $V_{CF} > 0V$ )**
  - If  $I_{L1} > I_{L2}$  →  $V_{CF}$  will deviate from 0V and **continuously decrease ( $V_{CF} < 0V$ )**
  - If  $I_{L1} = I_{L2}$  →  $V_{CF}$  stays 0V


# PVDS Current-Sharing: Duty-Cycle Calibration for “ $\Delta I_L = 0$ ”



- Current-sharing procedure scenario (initially for  $I_{L2} > I_{L1}$ ):
  - Through PVDS,  $V_{CF}$  continues to increase positively ( $V_{CF} > 0$ ).
  - “ $-G_m \cdot V_{CF}$ ” is injected to offset  $V_{K2}$ , resulting in the reduced  $L_2$ ’s duty-cycle ( $\Phi_{P2}$ ).
  - As  $I_{L2}$  decreases,  $I_{L1}$  increases owing to its own regulation ( $I_{\text{Load}} = I_{L1} + I_{L2}$ ).
  - Finally,  $I_{L1}$  and  $I_{L2}$  are equalized 😊 with  $V_{CF} = 0$  and non-zero offset  $V_{K2}$ .


# PVDS Current-Sharing: $I_L$ -Balancing Process

## $I_L$ -Balancing Sequence with Single $C_F$






Simulation conditions:

- $V_{IN} = 1.2V, V_{OUT} = 0.9V, I_{Load} = 0.9A, N = 3$  (3-phase)
- $C_F = 4nF, f_{SW} = 400MHz/\text{phase}$
- $\Delta L$  mismatch:  $L_1 = 2nH, L_2 = 1nH, L_3 = 1.5nH$
- Skew mismatch:  $D_1 = 90.5\%, D_2 = 79.8\%, D_3 = 83.9\%$





# PVDS Current-Sharing: Non-Ideal Effects of PVDS

- PVDS can distort the inductor current ( $I_L$ ) profile, influencing power conversion
  - Small  $\Delta V_{CF}$  is preferred to maximally resemble the normal buck (NB) mode.
  - Distortion of  $I_L$ -profile during PVDS also impacts the current-sharing accuracy.
  - Sampling time ( $T_B$ ) = 200ps ( $>>$  controllable minimum), on-chip  $C_F = 4nF$  (reused from  $C_O$ )



Power loss is mainly caused by conduction loss via PVDS switch-matrix.


# Phase-Shedding: Load Current ( $I_{\text{Load}}$ ) Estimation




- Load current ( $I_{\text{Load}}$ ) estimator to adjust the phase count ( $N$ )
  - $I_{\text{Load}}$ -estimator samples  $\Delta V_{CF}$  after PDS or VDS for  $L_1$ , and accumulates it via integrator ( $V_{\text{Int}}$ ).
  - $V_{\text{Int}} < V_L$  (lower-limit)  $\rightarrow N \leftarrow N - 1$ ;  $V_{\text{Int}} > V_L$  (upper-limit)  $\rightarrow N \leftarrow N + 1$ .
  - If  $V_L < V_{\text{Int}} < V_H$ ,  $N$  is kept without change.
  - If IDLE is disabled,  $I_{\text{Load}}$ -estimator adjusts  $N$  from 2 to 6 with an integer-step.
  - Controlling  $N$  (phase-shedding) maximizes efficiency over a wide load range

# Phase-Shedding-Optimized AC Dynamics

- $C_o$  and  $C_c$  are adjusted to fully exploit the speed benefit of the multiphase ( $N > 1$ ) IVR
  - LUT-based  $C_c$  control  $\rightarrow \omega_T \times 2.5$  improvement (for  $N = 6$ )
  - LUT-based  $C_c$  control +  $C_o$  reallocation  $\rightarrow \omega_T \times 14$  FASTER (for  $N = 6$ )




# Phase-Shedding-Optimized AC Dynamics: $C_O$ Reallocation




## □ On-chip $C_O$ Reallocation

- At  $N = 1$ , total  $C_O = C_{OV} (2nF) + C_F (4nF)$ , reducing output ripple.
- When  $N \geq 2$ , deliberately decreasing  $C_O$  to achieve a far higher  $\omega_O$ . ( $C_F$  is reused to PVDS)
- [ $C_O = 6nF$  at  $N = 1$ ] and [ $C_O = 0.2nF$  at  $N = 6$ ] exhibit the same output ripple ( $30 \sim 40mV$ ).




# Phase-Shedding-Optimized AC Dynamics: Result

## w/o phase-shedding optimized AC dynamics




## w/ phase-shedding optimized AC dynamics




### ☐ **N**-Optimized Dynamics via $C_O$ Reallocation

- LUT-based ( $C_C$ ) compensation + variable  $C_O$
- Loop bandwidth ( $\omega_T$ ) is **14x FASTER** at  $N = 6$ . (while maintaining phase margin and ripple)
- **Dynamic On-Chip Reallocation:**
  - $N = 1$**  →  $C_F$  works as an output capacitor
  - $N > 2$**  →  $C_F$  is used for PVDS operation




# Conventional MPCG for Phase-Shedding Control

- Typical multi-phase clock generator (MPCG) (for 8-phase IVR)
  - Composed of EIGHT 3-stage counters for  $N = 2^3 \rightarrow$  easy way to divide the phase. 😊
  - Only binary # of the active phases (e.g.,  $N = 1 - 2 - 4 - 8 - \dots$ ). 😞




# DLL-based MPCG for Granular Phase-Shedding



## □ DLL-based MPCG for granular phase-shedding (e.g., $N = 1 - 2 - 3 - 4 - \dots$ )



- In VCDL, time delay ( $d_i$ ) between  $OSC_{i-1}$  and  $OSC_i$ :  $d_i = T_S/N$  (where  $T_S$  = period of  $OSC_{REF}$ )
- **$\sum d_i$ -to-V converter** sums up all delays and converts it into the DC voltage-domain  $V_{dSUM}$ :  
if  $\sum d_i (= d_1 + d_2 + \dots + d_N) = 100\%$ ,  $V_{dSUM} = 0.5V_{DD}$ .
- DLL feedback-loop controls the VCDL voltage  $V_{Ctrl}$  so that  $V_{dSUM} = 0.5V_{DD}$ .

# DLL-based MPCG for Granular Phase-Shedding




## □ Varying $N$ (phase count) in DLL-based MPCG


- $d_M$  pulses ( $M \geq N + 1$ ) are selectively masked.
- When changing  $N$ , multi-phase clocks are immediately reorganized. 😊
- It is also free from harmonic lock issue. 😊



# Chip Implementation







- Features of the 6-phase FIVR chip
  - 28nm (LPP) 1P8M CMOS process
  - 400MHz/phase,  $L$  (bond-wire) =  $1\text{nH} \times 6$
  - Total on-chip capacitance =  $6\text{nF}$
  - $V_{IN} = 1.2\text{V}$ ,  $V_{OUT} = 0.5\text{~}0.9\text{V}$ ,  $I_{MAX} = 1.8\text{A}$



# Bond-Wire (BW) Inductors



Parameter	Value
BW diameter	25 $\mu\text{m}$
BW height (at center)	100 $\mu\text{m}$
BW length	1mm
DCR	90m $\Omega$
ACR (dominant loss)	<b>170m<math>\Omega</math> @ 400MHz</b>
Inductance @ 400MHz	0.93 ~ 1.07nH <b>(15% variation)</b>




# Measured Transient Responses

## DVS Response

DVS rate = 75mV/ns @ 6-phase





## Load-Transient Response



Measured load transient responses

	N = 1	N = 2	N = 6
$C_o$	6 nF	2 nF	200 pF
$T_{Settle}$	14 ns ( $T_{N=1}$ )	6 ns ( $T_{N=2}$ )	3 ns ( $T_{N=6}$ )
$\Delta V_{OUT}$	0.3 V	0.3 V	0.2 V


@  $I_{Load} = 100 \text{ mA} \rightarrow 1.1 \text{ A}$   
with  $T_{Edge} = 1 \text{ ns}$



# Demonstrations of Current-Sharing & Phase-Shedding

## □ Current-Sharing Effect


- Before PVDS,  $\Delta I_L = 10\text{mA}$  under  $I_{\text{Load}} = 80\text{mA}$
- After PVDS,  $\Delta I_L \leq 1\text{mA}$  (**1.25% inaccuracy**) ☺



\*Measured with external SMD inductors ( $L = 20\text{nH}$ )

## □ Phase-Shedding Control


- $N = 3: I_{L1} = I_{L2} = I_{L3} = 40\text{mA}$  (total 120mA)
- $N = 2: I_{L1} = I_{L2} = 60\text{mA}, I_{L3} = 0\text{A}$



\*Measured with external SMD inductors ( $L = 20\text{nH}$ )


# Power Loss Breakdown & Efficiency

## □ Power Loss Breakdown



■ Low-Q inductor is a major loss factor ( $P_{ind} \approx 60\%$  of total loss) 😞

## □ Power Conversion Efficiency



- Peak 83.7% at  $V_{OUT} = 0.9V$ ,  $I_{Load} = 1.3A$
- Fine-grained phase-shedding → any significant drop is no observed 😊
- Power density = 1.23W/mm<sup>2</sup>

# Outline


---

- Introduction to Multiphase FIVR (MP-FIVR)
- Current-Shared 400MHz/phase 6-Phase FIVR with Bond-Wire Inductors
  - Inter-Inductor Current Balancing: PVDS
  - Phase-Shedding-Optimized AC Dynamics
  - DLL-based MPCG for Granular Phase Count Control
  - Chip Implementation and Measurement
- Current-Shared 200MHz/phase 4-phase FIVR with On-Chip Spiral Inductors
  - Current-Shared 2-Phase 2L1C Topology
  - 4-Phase 4L2C Topology for Inter-Channel Current-Balancing
  - Chip Implementation and Measurement
- Summary

# Current-Shared 2-Phase 2L1C Topology

## □ Current-Shared 2L1C Topology


- **2-phase** operation:  $I_{L1} = I_{L2} = I_{\text{Load}}/2$   
→ low conduction loss, reduced output ripple 😊
- **Reduced voltage swing** at the switching node ( $V_x$ ) as well as the bottom of  $C_F$   
→ low dynamic loss with high  $f_{\text{SW}}$  & large  $C_{\text{BOT}}$  😊
- **Intrinsic current-sharing effect** via a series-capacitor ( $C_F$ ) 😊
- **Wide coverable VCR** = (0.75 ~ 1) and (0 ~ 0.75) 😊



Composed of 4 SWs, 2 inductors, 1 fly-capacitor

\*DSD converter also uses the same resources, but it is specialized for large step-down (VCR = 0 ~ 0.25) applications

# 2L1C Operation for $0.5 < D < 1$




**Conversion Ratio**

$$VCR = \frac{V_{OUT}}{V_{IN}} = \frac{D + 1}{2}$$

**Fly-cap voltage**

$$V_{CF} \approx \frac{V_{IN}}{2}$$



□ When  $0.5 < D < 1$ , the 2L1C converter covers  $VCR = 0.75 \sim 1$

# 2L1C Operation for $0 < D < 0.5$

---

Preparing for journal publication

# Intrinsic Current-Sharing Effect via Series-Capacitor $C_F$



---

Preparing for journal publication

# 4L2C Topology: Inter-Channel Balancing (ICB) [1/2]

## □ Inter-Channel Balancing (ICB) Technique


- Power transfer is cross-swapped between 2L1Cs



# 4L2C Topology: Inter-Channel Balancing (ICB) [2/2]

## □ Non-ICB cycle



- $C_{F1}$  works for  $L_1$  &  $L_2$   
→ Balancing  $I_{L1} \approx I_{L2}$
- $C_{F2}$  works for  $L_3$  &  $L_4$   
→ Balancing  $I_{L3} \approx I_{L4}$



## □ ICB cycle

- $C_{F1}$  works for  $L_1$  &  $L_4$   
→ Balancing  $I_{L1} \approx I_{L4}$
- $C_{F2}$  works for  $L_2$  &  $L_3$   
→ Balancing  $I_{L2} \approx I_{L3}$

# Chip Implementation



- Fabricated in 55-nm CMOS process,  $V_{IN} = 1.2\text{V}$ ,  $V_{OUT} = 0.7 \sim 1\text{V}$ , 200MHz/phase x 2~4 phases
- Three versions: 2L1C w/ on-chip spiral inductors, 4L2C w/ external chip inductors

# Design of On-Chip Spiral Inductor

Preparing for journal publication

# Measurements

Preparing for journal publication

# Demonstration of 2L1C Current-Sharing Effect

Preparing for journal publication

# Power Loss Breakdown & Efficiency

Preparing for journal publication

# Outline

---

- Introduction to Multiphase FIVR (MP-FIVR)
- Current-Shared 400MHz/phase 6-Phase FIVR with Bond-Wire Inductors
  - Inter-Inductor Current Balancing: PVDS
  - Phase-Shedding-Optimized AC Dynamics
  - DLL-based MPCG for Granular Phase Count Control
  - Chip Implementation and Measurement
- Current-Shared 200MHz/phase 4-phase FIVR with On-Chip Spiral Inductors
  - Current-Shared 2-Phase 2L1C Topology
  - 4-Phase 4L2C Topology for Inter-Channel Current-Balancing
  - Chip Implementation and Measurement
- Summary

# Summary

---

- Multi-Phase FIVR could be an ideal solution for high-throughput SoC power delivery
- Technical challenges in MP-FIVR:
  - Current Imbalance due to different resistance, inductance mismatch, and duty-control skew
  - Binary number of activated phases
  - Different AC dynamics dependent of phase-shedding
- PVDS current-sharing is able to balance inductor currents w/o significant overhead
- DLL-based MPCG adjusts integer-step phase count for granular phase-shedding
  - More flattened high efficiency over a wide load range
- Phase-shedding-optimized AC loop control w/  $C_0$ -reallocation paves a way to fully exploit the fast-transient benefit of the MP-FIVR
- Topological current-sharing technique: 2L1C converter
  - ICB scheme (cross-swapping the power transfer-path) can extend # of phases even in topological current-sharing solution

# Acknowledgements

---

- Thank my Ph.D. student **Jeong-Hyun Cho** for his major contributions on this talk.
- Funding and chip fabrication (28nm) were supported by **Samsung Electronics**.

Thank You!

# References

---

1. Jeong-Hyun Cho, Dong-Kyu Kim, Hong-Hyun Bae, Yong-Jin Lee, Seok-Tae Koh, Younghwan Choo, Ji-Seon Paek, and Hyun-Sik Kim, "A Fully Integrated Multi-Phase Buck Converter with On-Chip Capacitor Dynamic Re-Allocation and Fine-Grained Phase-Shedding Techniques," *IEEE J. Solid-State Circuits (JSSC)*, vol. 57, no. 12, pp. 3840-3852, Dec. 2022
2. Jeong-Hyun Cho, Hong-Hyun Bae, Gyu-Wan Lim, Tae-Hwang Kong, Jun-Hyeok Yang, and Hyun-Sik Kim, "A Fully-Integrated  $0.9\text{W}/\text{mm}^2$  79.1%-Efficiency 200MHz Multi-Phase Buck Converter with Flying-Capacitor-Based Inter-Inductor Current Balancing Technique," *IEEE Symp. VLSI Technology & Circuits (VLSI-C)*, pp. 196-197, June 2022.
3. Jeong-Hyun Cho, Dong-Kyu Kim, Hong-Hyun Bae, Yong-Jin Lee, Seok-Tae Koh, Younghwan Choo, Ji-Seon Paek, and Hyun-Sik Kim, "A  $1.23\text{W}/\text{mm}^2$  83.7%-Efficiency 400MHz 6-Phase Fully-Integrated Buck Converter in 28nm CMOS with On-Chip Capacitor Dynamic Re-Allocation for Inter-Inductor Current Balancing and Fast DVS of 75mV/ns," *IEEE International Solid-State Circuits Conference (ISSCC)*, pp. 298-299, Feb. 2022.
4. C. Schaeef *et al.*, "A 12 A  $I_{\text{max}}$ , Fully Integrated Multi-Phase Voltage Regulator with 91.5% Peak Efficiency at 1.8 to 1V, Operating at 50 MHz and Featuring a Digitally Assisted Controller with Automatic Phase Shedding and Soft Switching in 4nm Class FinFET CMOS," *IEEE International Solid-State Circuits Conference (ISSCC)*, pp. 306-307, Feb. 2022.
5. N. Desai *et al.*, "Peak-Current-Controlled Ganged Integrated High-Frequency Buck Voltage Regulators in 22nm CMOS for Robust Cross-Tile Current Sharing," *IEEE International Solid-State Circuits Conference (ISSCC)*, pp. 262-263, Feb. 2021.
6. N. Tang *et al.*, "Fully Integrated Switched-Inductor-Capacitor Voltage Regulator with  $0.82\text{-A}/\text{mm}^2$  Peak Current Density and 78% Peak Power Efficiency," *IEEE J. Solid-State Circuits (JSSC)*, vol. 56, no. 6, pp. 1805–1815, June 2021.
7. A. Novello *et al.*, "A 1.25GHz Fully Integrated DC-DC Converter using Electromagnetically Coupled Class-D LC Oscillators," *IEEE International Solid-State Circuits Conference (ISSCC)*, pp. 260–261, Feb. 2021.