
Non-linear Control for Linear Regulators

Arijit Raychowdhury
Georgia Institute of Technology
arijit.raychowdhury@ece.gatech.edu

PowerSoC 2018

Outline

- Motivation
 - Digitally Assisted and All-Digital LDOs

- Discrete Time All-Digital LDOs
 - Loop Architecture and Circuit Design
 - Reduced Dynamic Stability
 - Measured Results

- Switched Mode Control
 - Hybrid, Dual-Loop Topologies
 - Measured Results

- Unified Voltage and Frequency Regulation
 - Loop Architecture and Circuits
 - Measured Results

- Conclusions

Outline

- Motivation
 - Digitally Assisted and All-Digital LDOs


- Discrete Time All-Digital LDOs
 - Loop Architecture and Circuit Design
 - Reduced Dynamic Stability
 - Measured Results

- Switched Mode Control
 - Hybrid, Dual-Loop Topologies
 - Measured Results

- Unified Voltage and Frequency Regulation
 - Loop Architecture and Circuits
 - Measured Results

- Conclusions

SoC as a Dynamic Platform



Source :Intel

Maximize performance & efficiency

Independent V/F control regions

Scenario-based power allocation

Dynamic V/F control

Workload-based core activation & shutdown

Deliver optimal power for just-in-time performance

Linear and Low Dropout Regulators

LC-VR


- High efficiency
- Package integration
- Continuous V_{out}
- Large domains
- Fast response

SC-VR

- High efficiency
- Discrete V_{out}
- Medium response
- Low energy density

Linear Regulator

- Lower efficiency
- Die integration
- Finest domains
- Fastest response




$$A_V = \frac{\beta \cdot A_{AMP} \cdot g_m \cdot Z_{LOAD}}{(s - P_{INT})(s - P_{OUT})}$$
$$\beta = \frac{R_2}{R_1 + R_2}$$

The important poles are internal (P_{INT}) and output (P_{OUT})

Analog PMOS based LDO

All-Digital Discrete-Time LDO



All-Digital LDO

- Mostly synchronous; Continuous time systems are also possible
- Single stage comparator
- Control Logic can implement PI control

LDO Regulators: Analog vs Digital

Analog LDO Regulator

- +High bandwidth
- +Excellent small signal performance
- +High power supply rejection (PSR)
- +No Noticeable Ripple
- Limited by slew rate of the power PMOS
- Narrow operating range

Ideal for supply sensitive analog load

Digital LDO Regulator

- +No analog Components with synthesizable control
- +Decouples loop gain from operating voltage
- +Large operating range (both supply voltage and load current)
- Output ripple
- Low PSR, Low Bandwidth

Ideal for digital load supporting DVFS

Outline

- Motivation
 - Digitally Assisted and All-Digital LDOs

- Discrete Time All-Digital LDOs
 - Loop Architecture and Circuit Design
 - Reduced Dynamic Stability
 - Measured Results


- Switched Mode Control
 - Hybrid, Dual-Loop Topologies
 - Measured Results

- Unified Voltage and Frequency Regulation
 - Loop Architecture and Circuits
 - Measured Results


- Conclusions

All-Digital Discrete Time LDOs

128 – Bit Bidirectional Barrel Shifter with built in Programmable Gain and Fine Grained Clock Gating




[8] ISSCC 2015
[9] TPEL 2016





- IBM 130nm Process
- $V_{IN} = 1.0V - 0.50V$
- $V_{OUT} = 0.9V - 0.45V$
- $\text{Max } I_{LOAD} = 5mA$

- Fully digital and synchronous design with variable gain control through a 128-bit barrel shifter
- Fine-grained clock gating reduces 30% of controller power
- Clocked comparator input provides high input gain.

Enhancing Transient Performance





- Higher CLK Frequency & Gain for large load steps enable RDS
- An externally programmable Δ (nominally 50mV) and fast, transient clocks (nominally 400MHz) are employed.



RDS for faster response to large droops

Reduced Dynamic Stability (RDS)



[8] ISSCC 2015

- RDS results in 8x improvement in measured settling time.
- RDS reduces the voltage droop in response to a load step by as much as 60%.

Limit Cycle Oscillations and Ripple

Origin of Limit Cycle Oscillations


- Quantization of the control loop at the comparator and at the output plant
- Relay based control is the key quantizing block in the loop

Control Principle and Modeling

- Describing function models the interaction of linear and non-linear components of the control loop

Key Results and Observations

- Increasing sampling frequency increases the mode of oscillation
- F_{LOAD}/F_S needs to be bounded to limit output ripple



[16] APEC 2015
[9] TPEL 2016

Outline

- Motivation
 - Digitally Assisted and All-Digital LDOs


- Discrete Time All-Digital LDOs
 - Loop Architecture and Circuit Design
 - Reduced Dynamic Stability
 - Measured Results

- Switched Mode Control
 - Hybrid, Dual-Loop Topologies
 - Measured Results

- Unified Voltage and Frequency Regulation
 - Loop Architecture and Circuits
 - Measured Results

- Conclusions

Conventional LDOs with Two Loops




Conventional LDOs with two Loops

- Fast transient loop
- Slow reference tracking loop
- Limited large signal performance
- Slew limited for large current transients

Switched Mode Control (SMC) LDOs

Operation Divided on Voltage Error ($V_{REG} - V_{REF}$)




Dual Loop Switched Mode Hybrid Control

- Two loops separated not in frequency, but in time (or voltage error)
- Good small signal performance (analog loop)
- Fast large signal performance (digital controller)

[18] ESSCIRC 2016


Optimality in SMC LDO Designs




SMC Design Principle

- Large transients ($|V_{OUT} - V_{REF}| > \Delta$):
 - Place poles in unshaded region for faster rise time (Underdamped)
- Near regulation ($|V_{OUT} - V_{REF}| < \Delta$):
 - Place poles in shaded region for faster settling (Overdamped)

Output Pole Dominant Analog Loop



Capacitor Less Output Pole Dominant Analog LDO





[18] ESSCIRC 2016

- Three stage output-pole dominant analog small signal regulator
- Input transconductance stage is followed by a shunt feedback buffer, pushes internal poles to high frequency (100s of MHz)

- IBM 130nm Process
- $V_{IN} = 1.2V - 0.60V$
- $V_{OUT} = 1.0V - 0.5V$
- Max $I_{LOAD} = 12.6mA$

Key Measurement Results



- SMC enables us to synthesize a system with near-optimal droop response over a large load range.
- Optimal Δ of 90mV is measured.
- Transient rise time of 18ns is measured for a load step of $>10\text{mA}$.

Summary: All-digital and Hybrid SMC LDOs

All-Digital Loop

- +Wide operating range
- +High current efficiency with adaptive control
- +Low-overhead adaptation with clock control
- +Fast transient response enabled by RDS
- Output ripple
- Limited small signal performance
- Limited Clock Frequency

Hybrid SMC Loop

- +Excellent small signal gain and performance
- +No ripple
- +Fast transient response with high speed digital loop
- +Output pole dominant analog
- Limited operating range
- Lower current efficiency
- Not synthesizable

Outline

- Motivation
 - Digitally Assisted and All-Digital LDOs



- Discrete Time All-Digital LDOs
 - Loop Architecture and Circuit Design
 - Reduced Dynamic Stability
 - Measured Results

- Switched Mode Control
 - Hybrid, Dual-Loop Topologies
 - Measured Results

- Unified Voltage and Frequency Regulation
 - Loop Architecture and Circuits
 - Measured Results

- Conclusions



Unifying LDO VR and Clocking



Loop Transfer Characteristics

- The local clock and the local supply are generated from the same control loop
- Clock jitter correlated with V_{REG}
- No small signal sensing

TRC VCO and Load Circuits



Tunable Replica Circuit VCO


- Composed of logic and interconnect dominant paths
- Programmable to tens of ps resolution
- Non-inverting path closed via level shifting inverter to create a tunable VCO

Prototypical Load Circuit



- Three stage pipeline with built in self-test
- Error Detection Sequentials to detect timing errors
- High-speed noise generator replicates power state transitions

Key Measurement Results

- IBM 130nm Process
- $V_{IN} = 0.1V - 0.6V$
- $V_{REG} = 0.81V - 0.27V$
- $F_{REF} = 10 - 500MHz$
- $Max I_{LOAD} = 2.5mA$




- TRC VCO always tracks V_{OUT}
- Frequency & amplitude independent Clock-Data compensation
- Controller current scales with logic frequency and provides high current efficiency





[19] ESSCIRC 2016


Response to Voltage Droops



Response to Voltage Droops



Resiliency through UVFR Design



[19] ESSCIRC 2016

- UVFR allows co-regulation of the load supply and the local clock frequency
- A maximum reduction of 27% of voltage guard-band is measured at 10MHz

Summary: Continuous Time LDOs

Phase Based Design

- +Continuous time control
- +Designed with digital gates only
- +Low-overhead multi-phase design
- +Fast transient response and no ripple
- Larger area and controller power
- Limited bandwidth (dominant pole at the origin)

Unified Voltage and Frequency Regulation

- +Single loop control for both supply and clocking
- +Local clock tracks dynamic variations; no timing error
- Droop response limited by the reference frequency

Conclusions

- Digital LDO regulators demonstrate
 - Low Operating Voltage (to NTV) & Low Dropout Voltage ($\sim 50\text{mV}$)
 - Fast Transients with DVFS Support for Digital Load Circuits

- Switched Mode Control (SMC) allows
 - Excellent Small Signal Analog Performance
 - Fast Transient Response enabled by the Digital Loop

- Phase Based regulation allows ripple free operation

- UVFR allows voltage-clock co-regulation and reduction of voltage guard-band in digital load circuits
 - Further demonstrations of UVFR in buck converters (ISSCC 2019 paper with Qualcomm)

Acknowledgements

- Students
 - Saad Bin Nasir
 - Samantak Gangopadhyay
 - A. Subramanian
 - Ningyuan Cao

- Collaborators
 - Vivek De, James Tschanz, D. Somasekhar (Intel)
 - Keith Bowman, Francois Atallah (Qualcomm)
 - S. Roy (Keysight Technologies)
 - Visvesh Sathe (U. Washington), Shreyas Sen (Purdue U.)

- Sponsors
 - Semiconductor Research Corporation
 - National Science Foundation
 - Intel Corp.
 - Qualcomm Inc.
 - Power Delivery in Electronic Systems (PDES)

References:

1. Ooishi, T., et al., "A mixed-mode voltage-down converter with impedance adjustment circuitry for low-voltage wide-frequency DRAMs." *IEEE Journal of Solid-State Circuits*, Vol. 31, No. 4, April, 1996
2. Beigné, Edith, et al. "An asynchronous power aware and adaptive NoC based circuit." *IEEE Journal of solid-state Circuits*, pp.1167-1177, Vol. 44, No. 4, 2009.
3. Okuma, Yasuyuki, et al. "0.5-V input digital LDO with 98.7% current efficiency and 2.7- μ A quiescent current in 65nm CMOS." *Custom Integrated Circuits Conference (CICC), 2010*.
4. Hirairi, Koji, et al. "13% power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with parity-based error prediction and detection (pepd) and fully integrated digital LDO." *IEEE International Solid-State Circuits Conference (ISSCC), 2012*.
5. Lee, Yu-Huei, et al. "A 50nA quiescent current asynchronous digital-LDO with PLL-modulated fast-DVS power management in 40nm CMOS for 5.6 times MIPS performance." *Symposium on VLSI Circuits (VLSIC), 2012*.
6. Raychowdhury, A., et al. "A fully-digital phase-locked low dropout regulator in 32nm CMOS." *Symposium on VLSI Circuits (VLSIC), 2012*.

References:

7. Gangopadhyay, S., et al. "A 32 nm Embedded, Fully-Digital, Phase-Locked Low Dropout Regulator for Fine Grained Power Management in Digital Circuits." *IEEE Journal of Solid-State Circuits*, pp. 2684-2693, Vol 49 No. 11, 2014.
8. Nasir, S.B, et al., "5.6 A 0.13 μ m fully digital low-dropout regulator with adaptive control and reduced dynamic stability for ultra-wide dynamic range." *IEEE International Solid-State Circuits Conference (ISSCC)*, 2015.
9. Nasir, S.B, et al., "All-Digital Low-Dropout Regulator With Adaptive Control and Reduced Dynamic Stability for Digital Load Circuits." *IEEE Transactions on Power Electronics*, pp. 8293-8302, Vol 31 No. 12, 2016).
10. Bulzacchelli, J. F., et al. "Dual-loop system of distributed microregulators with high DC accuracy, load response time below 500 ps, and 85-mV dropout voltage." *IEEE Journal of Solid-State Circuits*, pp. 863-874, Vol 47 No. 4, 2012.
11. Toprak-Deniz, Z., et al. "Distributed system of digitally controlled microregulators enabling per-core DVFS for the POWER8 TM microprocessor." *IEEE International Solid-State Circuits Conference (ISSCC)*, 2014.

References:

12. Kim, S. T., et al. "Enabling wide autonomous DVFS in a 22nm graphics execution core using a digitally controlled hybrid LDO/switched-capacitor VR with fast droop mitigation." *IEEE International Solid-State Circuits Conference (ISSCC)*, 2015.
13. Kim, S. T., et al. "Enabling Wide Autonomous DVFS in a 22 nm Graphics Execution Core Using a Digitally Controlled Fully Integrated Voltage Regulator." *IEEE Journal of Solid-State Circuits*, pp. 18-30, Vol 51 No. 1, 2016.
14. Lee, Y-J, et al. "A 200mA digital low-drop-out regulator with coarse-fine dual loop in mobile application processors." *IEEE International Solid-State Circuits Conference (ISSCC)*, 2016.
15. Kim, D. et al. "Fully integrated low-drop-out regulator based on event-driven PI control." *IEEE International Solid-State Circuits Conference (ISSCC)*, 2016.
16. Nasir, S. B., et al. "On limit cycle oscillations in discrete-time digital linear regulators." *IEEE Applied Power Electronics Exposition and Conference (APEC)*, 2015.
17. Nasir, S. B., et al. "All-digital linear regulators with proactive and reactive gain-boosting for supply droop mitigation in digital load circuits" *IEEE International Symposium on Circuits and Systems (ISCAS)*, 2016.

References:

18. Nasir, S. B., et al. "A 130nm hybrid low dropout regulator based on switched mode control for digital load circuits." *IEEE European Solid-State Circuits Conference (ESSCIRC), 2016*.
19. Gangopadhyay, S., "UVFR: A Unified Voltage and Frequency Regulator with 500MHz/0.84V to 100KHz/0.27V operating range, 99.4% current efficiency and 27% supply guardband reduction." *IEEE European Solid-State Circuits Conference (ESSCIRC), 2016*
20. Yang, Fan, et al., "A 0.6–1V input capacitor-less asynchronous digital LDO with fast transient response achieving 9.5 b over 500mA loading range in 65-nm CMOS." *European Solid-State Circuits Conference (ESSCIRC), ESSCIRC 2015-41st. IEEE, 2015*.