

3D Microfabricated Air-core Inductors for Integrated Power Supply


Hoà Thanh Lê

DTU Danchip

National Center for Micro- and Nanofabrication

DTU Electrical Engineering

Department of Electrical Engineering



What is a power supply?



Want it to disappear?


Integrated Power Supply

- Smaller, more functionalities
- Consume less energy
- Cheaper
- IoTs, LED lighting, etc.

Discrete Power Supply

BIG!









Integrated power supplies


- Power Supply In Packaged (PSiP)
- Power Supply On Chip (PwrSoC)





1. Introduction

PwrSoC Evolution and State of the Art





PwrSoC Enabling Technologies

Topologies

Semiconductor

Passive Device

Packaging

"I want to develop the **world's smallest** power supply technology"





PwrSoC Enabling Technologies

Topologies

Semiconductor

Passive Device

Packaging

"I want to develop the **world's smallest** power supply technology"



TinyPower

This talk

**Microinductor
& Packaging**

PSiP technology



DC-DC converter

(VHF, 1-2 W, 5 - 12 V_{IN}, 3.3 - 5 V_{OUT}, $\eta > 80\%$)



2. State of the art

2.1 Microfabricated Inductor


2.2 Packaging Technology

2.3 Problems and Solutions




Winding structure

2D




3D




Kim et al. 2013, JMM

Core material


Powder



Thin film




Lamination




Wang et al. 2011, TPEL
Anthony et al. 2014, Micro. Eng.
Kim et al. 2013, JMM

Fab. technology

On-Si




In-Si




Wu et al. 2011, IEEE Elec. Device Let.
Wang et al. 2011, TPEL
Yu et al. 2013, JMEMS




Inductance density vs. Figure of Merit (Q_{DC} , Q_{AC} , Volume)




$$FOM = \frac{\sqrt{Q_{DC} \cdot Q_{AC}}}{\text{Volume}} = \frac{\sqrt{L_{DC}/R_{DC} \cdot Q_{AC}}}{\text{Volume}}$$






- Wire bond – high noise
- Flip-chip - shorter interconnects, less noise



- TSV-based interposer
- Higher area density
- Thermal design is critical



- Flip-chip bonding
- TSV-based IC (die #1)
- 3D stacking of multiple dies
- Thermal design is critical



- Lack of a TSV technology for 3D inductor and packaging
- CMOS-compatible for monolithic integration
- Toroidal inductor for high Q, high frequency, low EMI
- In-silicon inductors for low profile

Solutions?




A novel design of 3D TSV air-core inductor

Features

- TSV-based inductor
- Free-standing windings without Si core
- Toroidal shape
- Hollow air core

Advantages

- ✓ In-silicon inductors, 3D packaging
- ✓ Low parasitic -> High Q, high frequency
- ✓ Low EMI with toroidal core
- ✓ Possibility for magnetic-core filling






3. Technology Development



3.1 Inductor Design and Modeling

Inductor model


- predicts inductor's properties (L , R , C , Q)
- is based on an equivalent model
- accounts geometrical dimensions




Analytical Modeling

Model Accuracy for air-core inductor

- Inductance $> 92.7\%$ ($f < 66$ MHz)
- $Q > 90\%$ ($f < 35$ MHz)





Step 1 is to create 50- μm -diameter TSVs in a 350- μm -thick wafer by deep reactive ion etching and atomic layer deposition.


Step 2 includes deposition of insulation layers 50 nm Al_2O_3 and 1.5 μm SiO_2 , electroplating of copper in TSVs and top and bottom conductors, and copper wet etching to define the toroidal windings.

Step 3 starts with protecting Cu windings by Al_2O_3 followed by photolithography of spray-coated resist and wet etching using hydrofluoric acid.


Step 4 is to etch the silicon core using dry ICP etching and release the suspended windings by wet etching and drying steps.




TSV Etching and Filling




Winding patterning





Si-core etching and releasing




70 Cu-filled TSVs on a 15-turn toroidal inductor



Tiny-Stonehenge - Micrograph winner, MNE2016




Solenoid




Transformer

DTU Inductor





Inductance and quality factor vs. frequency



Removing the Si-core


- 3x less capacitance
- No substrate eddy-current loss

Highlights

- Same inductance
- 40% higher Q
- 130% higher frequency




Inductance density vs. Figure of Merit (Q_{DC} , Q_{AC} , Volume)



$$FOM = \frac{\sqrt{Q_{DC} \cdot Q_{AC}}}{\text{Volume}} = \frac{\sqrt{L_{DC}/R_{DC} \cdot Q_{AC}}}{\text{Volume}}$$



33 MHz ZVS Boost converter




Inductor

- carry 1 A of RMS current
- 0.98 W loss in inductor (winding loss)

Converter: 77% efficiency, 10 W output


Air-core inductor



Thermal image




Simulated current waveform






Fabrication




Modeling and Characterization



L and Q vs. Frequency

Converter testing




$$\eta = 76\%, P_{\text{out}} = 2.5 \text{ W}$$

Inductor


- $0.5 \text{ A}_{\text{DC}} + 0.86 \text{ A RMS}$
- 0.63 W loss




2.1 Inductor Design



2.2 Fabrication Technology



2.3 Inductor Characterization




2.4 Converter Demonstration




Power supply in package

PwrSiP

> 20 MHz



< 0.8 mm



Stacked IC + L
Co-packaged C





4. PSiP using 3D Passive Interposer



A DC-DC buck PSiP on application PCB

Schematic of a DC-DC buck PSiP




Switching node


**World's first PSiP
using 3D passive interposer
(2.2018)**



Fabrication process flow




Fabricated 3D passive interposer







Assembled PSiP with 2 GaN FETs, gate driver, 13 capacitors







Efficiency and Output power vs. Output current

Thermal image of the inductor in PSiP
at $I_{OUT} = 0.3$ A




This study






Parameters	This Study	Li et al. 2017
Size (cm)	0.4 x 0.8 x 0.1	0.3 x 0.3 x 0.18
V_{IN} (V)	3.5 – 8.5	3.3
P_{OUT} (W)	1.15	1.0
P_D (W/cm ³)	36	60
Efficiency (%)	83	83
f_{SW} (MHz)	22	6



This study



Li et al. 2017



5. Conclusion and Outlook




Conclusion



- 3D through-silicon vias (TSV) technology for inductor and packaging
- State-of-the-art inductor performance
- World's First PSiP using 3D Passive Interposer Low-profile, high- η

Future Development

ALD laminated core




PwrSoC





5.4 Acknowledgement



DTU Danchip
National Center for Micro- and Nanofabrication

DTU Electrical Engineering
Department of Electrical Engineering



Nordic Power Converters
Powering a brighter future™

SimpLight **niko** **SERVODAN**



Innovation Fund Denmark
RESEARCH, TECHNOLOGY & GROWTH