

Using Time-Based Control Techniques for Active Rectification

Jens Christian Hertel, Ivan H. H. Jørgensen, Arnold Knott

Hsinchu, Taiwan Oct. 17-19, 2018 Technical University of Denmark, DTU Electrical Engineering, Electronics group Elektrovej 325, 2nd floor, DK-2800 Kgs. Lyngby, Denmark




Introduction

- Achieving high efficiency very high frequency (VHF) is problematic.
- Diodes capable of handling high currents at VHF is sparse.
- To achieve higher efficiencies and higher power densities ways for implementing active rectification is necessary.
- Here we propose two solutions to active rectification:
 - Phase Locked Loops (PLL) control
 - Delay Locked Loops (DLL) control

	Benefits	Challenges
PLL	 Stable Frequency generation Wide bandwidth 	 Locking time > 7-10 cycles. Requires stability analysis
DLL	Inherently stableOperational after 1	 High level of tuning and timing

Active Rectification with Delay Locked Loop









Fig 6. Active Rect. Using DLL concept







Fig 7. Waveforms when DLL is operational

Implementation






Fig 3. Active Rect. Using PLL concept




Fig 4. Waveforms when PLL is locked

Fig 8. Chip photograph

Key Contributions

- Fully integrable CMOS technology
- Eliminating need for High Power Diodes in VHF
- Ensuring **Soft Switching** of rectifying FETs

Acknowledgement

This work was supported by the Danish Energy Development and Demonstration Platform (EUDP) journal number 64014-0558.