



## **Heterogeneously Integrated Power Stages enable Granular Power Delivery**

**PwrSoC Conference, Oct 3-5, 2016**

---

Greg Miller  
Sr. VP - Engineering  
Sarda Technologies

# Agenda

- **Introduction**
- **GaAs Enables Smallest, Fastest Voltage Regulators**
- **Integration is Required for Maximum Performance**
- **Heterogeneously Integrated Power Stage (HIPS)**
  - HIPS Prototypes Demonstrate Low Switching Loss
  - HIPS Advantages Versus MOSFETs and GaN FETs
  - HIPS Enables Granular Power
- **Summary**

# Requirement: Double Compute Density Every 2 Years

- **10x increase in performance and data consumption**

- IoT (Internet of Things)
- Artificial intelligence (AI)
- Cyber security
- Virtual reality

|                                        | 2014         | 2020          |
|----------------------------------------|--------------|---------------|
| Digital universe (zettabytes)          | 4.4          | 44            |
| Mobile data (exabytes per month)       | 3.3          | 30.5          |
| Wireless networks<br><i>Data rates</i> | 3G<br>2 Mbps | 5G<br>>1 Gbps |
| Internet users (billions)              | 2.8          | 3.9           |
| Connected devices (billions)           | 14           | 50            |
| Connected sensors (billions)           |              | 200           |

- **10x increase in compute density**

- 2.4 → 24 GFLOPS/Watt (2015 → 2023)
- Requires radical improvement in energy efficiency

$$\text{Compute Density} = \frac{\text{Performance (GFLOPS)}}{\text{Power (Watts)}} \quad \text{Increase performance in given thermal envelope}$$

2015 International Technology Roadmap for Semiconductors (ITRS)


Running out of Power for Data Centers

- **Small, fast voltage regulators provide a new “tool-in-the-toolbox” to increase compute density**

# State-of-the-art VRs for SoCs


Typical 12Vin, 1Vout, 30-40A Power Train:

$F_{sw} \sim 500\text{-}800\text{kHz}$



For 150W processor: envision  
5 of these 30A powertrains

Simplified Buck Voltage Regulator (VR)



## Today's board-mounted VRs

- **Good “static” efficiency** – typically >90% achievable
- **Bulky**
- **Slow**

# Another Approach: Fully Integrated Voltage Regulator (FIVR)


## Advantages

- Many VRs integrated in processor die individually convert  $V_{in}$  to voltage levels needed for different processor cores
- 1.8V  $V_{in}$  relaxes external VR's duty cycle requirements


## Disadvantages

- VR heat dissipation consumes part of processor's thermal budget
- High cost due to:
  - Inductors
  - MOSFETs consume expensive processor die area
- Susceptible to voltage droops (due to small on-chip LC filter)
- Requires VR on system motherboard to supply 1.8V
- Low efficiency due to 2-stage conversion

Supplier: Intel



The Broadwell SoC and Module




# Sarda's Approach

*Market Entry*

## High Density Board-mounted VRs

$F_{sw} = 2\text{-}5\text{MHz}$



### Advantages vs. slow, bulky VRs


- ***Frees up board space*** – for more processing power, memory, etc
- ***Lower profile*** – fit under heat sinks, on back side of board
- ***Improved “dynamic” efficiency***
- ***More granularity***

**HIPS:** Heterogeneously Integrated Power Stage

*Ultimately*

## Package-integrated VRs (PIVRs)

$F_{sw} = 5\text{-}10\text{MHz}+$



### Advantages vs. Fully Integrated VRs

- ***Higher performance*** – higher efficiency due to single-stage dc-dc
- ***Higher input voltage*** (4-12V) – reduces number of power/ground pins
- ***Flexible*** – more easily optimized for different processor speed bins
- ***Better thermally*** – VR heat dissipated into substrate/heat sink

# Advantages of GaAs FETs

*Versus GaN FETs and Silicon MOSFETs for  $>10A$ ,  $12V_{in}$*


**Merit**

**Demerit**

|                                                   | GaAs FETs      | GaN-on-Silicon FETs | Vertical MOSFETs | GaAs Benefits                                                                                                                                           |
|---------------------------------------------------|----------------|---------------------|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>Electron mobility</b><br>(cm <sup>2</sup> /Vs) | <b>8,500</b>   | 1,800               | 1,400            | Faster switching                                                                                                                                        |
| <b>R<sub>DS(on)</sub>*Q<sub>G</sub></b> (mΩ-nC)   | <b>&lt;10</b>  | 20-30               | 20-60            | Lower switching loss                                                                                                                                    |
| <b>FET switching times</b> (ns)                   | <b>&lt;1</b>   | <b>1-2</b>          | 2-5              |                                                                                                                                                         |
| <b>Body diode</b>                                 | <b>No</b>      | <b>No</b>           | Yes              |                                                                                                                                                         |
| <b>Loop Inductance</b> (nH)                       | <b>~0.2</b>    | <b>~0.4</b>         | 1-2              |                                                                                                                                                         |
| <b>FET structure</b>                              | <b>Lateral</b> | <b>Lateral</b>      | Vertical         | Multiple FET monolithic integration <ul style="list-style-type: none"> <li>• Reduces parasitics</li> <li>• Enables multiple outputs / phases</li> </ul> |
| <b>Bandgap</b> (eV)                               | <b>1.4</b>     | <b>3.4</b>          | 1.1              | Higher junction temperature                                                                                                                             |
| <b>Activation energy</b> (eV)                     | <b>2.5</b>     | <b>1.1-2.5</b>      | 0.3-1.2          | Higher reliability                                                                                                                                      |
| <b>Gate oxide?</b>                                | <b>no</b>      | yes                 | yes              |                                                                                                                                                         |
| <b>2018 market size</b>                           | <b>\$8B</b>    | \$0.4B              | <b>&gt;\$10B</b> | Leverages proven manufacturing                                                                                                                          |

# GaAs FET Benefits

For 12-48V<sub>in</sub> Power Stages




# Integration is Required for Maximum Performance

## Minimize

- Common source inductance
- Gate drive loop
- High frequency input commutation current loop

## Approach

- Monolithic integration of GaAs FETs
- Co-pack GaAs FETs and drivers
- Co-pack GaAs FETs and bypass capacitors



# Heterogeneously Integrated Power Stage (HIPS)

Integrates in 3D SiP (*3-dimensional system-in-package*) for **efficient, multi-MHz operation**

- **GaAs FET die**
- **CMOS driver die**
- **Passive components**  
*Minimize parasitics*

## Many phases

Support ever widening dynamic range

$I_{out} = 5\text{-}20\text{A}$  per phase

$I_{max} = \sim 30\text{A}$  per phase


## No heat sink

$<2.5\text{W}$  at  $I_{out}$

## Leverages \$8B GaAs industry

HIPS similar to integrated multi-band RF power amplifiers

*Integrates GaAs, CMOS and passives in compact, low-cost module*



# Technology Approach for Family of HIPS

- **Use 3<sup>rd</sup> party**


- PWM controllers
- Inductors
- Capacitors

- **Lead product**

- 12V input
- 0.5-1.8V output
- 20A output  
*2 phases or outputs (10A each)*
- 2-5MHz switching frequency

- **Follow-on products increase**

- Input voltage
- Switching frequency
- Efficiency
- Output current




# Sarda's CMOS Driver IC

- Integrates logic functions (so GaAs integrates only FETs)
- Transparently implements GaAs-specific gate drive
- Provides standard interface to controller

## Major Functions

- **2-phase Driver Output Stage** for depletion-mode GaAs FETs
- **Negative Charge Pumps** to turn off GaAs FETs at startup, shutdown, fault, etc
- **Positive Charge Pumps** to ensure adequate upper drive during periods of inactivity
- **Synchronous Rectifiers** to eliminate BOOT Schottky diodes
- **Level Shifters** for high-side signals referenced to SX
- **Vin Switch** to prevent normally-on GaAs FETs shorting input
- **Gate Drive Control** (deadtime adjust) to trim deadtime minimally
- **Control Logic / POR** to handle all system-level start-up, shutdown, fault, and mode scenarios
- **Thermal Protection**



# Sarda Solves Issues Previously Limiting GaAs Use for VRs

- **Previous efforts to use GaAs for VRs**

Bell Labs, Texas Instruments, Alcatel, Coldwatt,  
Rensselaer Polytechnic Institute

- **Previous efforts failed because**

- GaAs die size and cost was too high
- Driver to handle unique gate drive requirements of GaAs not available
- 3D SiP (3-dimensional system-in-package) not available


- **Sarda resolves impediments for commercializing GaAs for VRs**

- Unique technology (14 issued US patents) reduces die size and cost by 80%
- Developed custom driver IC for GaAs → total solution
- Employs 3D SiP now available in high-volume production


# HIPS Prototypes Demonstrate Value Proposition

Low switching loss at 2-5MHz, 12V input, 14A output


HIPS  
Photos



HIPS  
Evaluation  
Board



HIPS Rev1A Prototypes - VR Efficiency  
12Vin, fixed duty cycle (~1.8Vout)




This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA). The views, opinions and/or findings expressed are those of the authors and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.


# Very Low Switching Power Loss

*Excellent Correlation to Model*



~30ns pulse widths  
sub-ns edges  
4MHz



Next step is to reduce conduction loss  
(FETs sized for ~5A/phase)




Excellent correlation measured to model




# Rev1A Power Loss Analysis at 12Vin, 10MHz


**HIPS Rev1A VR Efficiency**  
12Vin, ~33% dcf, 10MHz, 200nH inductor




**HIPS Rev1A VR Power Loss**  
12Vin, ~33% dcf, 10MHz, 200nH inductor




**HIPS Rev1A FET Power Loss**  
12Vin, ~3.8Vout, 10MHz



**HIPS Rev1A Vout vs. Load**  
12Vin, ~33% dcf, 10MHz, 200nH inductor



# Kitty Hawk HIPS – In Development





|                         |                                               |
|-------------------------|-----------------------------------------------|
| $L_{out}$               | 150nH, 1m $\Omega$ , 4.3x4.3x3mm              |
| $F_{sw}$                | 3MHz                                          |
| $I_{TDC}$               | 20A (2x10A)                                   |
| Efficiency at $I_{TDC}$ | 91%                                           |
| $C_{out}$               | 40 $\mu$ F                                    |
| $V_{out}$ slew rate     | 240mV/ $\mu$ s                                |
| Density                 | 63mA/mm <sup>3</sup> (190mA/mm <sup>2</sup> ) |


FET parameters, per phase

|                      | UFET                 | LFET                 |
|----------------------|----------------------|----------------------|
| $R_{dson}$           | 16m $\Omega$         | 4.5m $\Omega$        |
| $Q_g$                | 0.56nC               | 2nC                  |
| $R_{dson} \cdot Q_g$ | 9m $\Omega \cdot$ nC | 9m $\Omega \cdot$ nC |
| $Q_{oss}$            | 0.9nC                | 3.2nC                |
| $Q_{rr}$             | -                    | 0                    |
| $t_{on}$             | 0.5ns                | 0.9ns                |
| $t_{off}$            | 0.5ns                | 0.9ns                |
| $t_{dead}$           | 1ns                  | 1ns                  |

Projected Efficiency  
 $F_{sw} = 3\text{MHz}$



# HIPS vs. MOSFET Power Stage



## HIPS' VR Benefits

- **Lowest switching power loss**
- **Highest switching frequency**
- **Fastest transient response**
- **Smallest size**  
*Shrinks inductors and capacitors*

## HIPS' System Benefits


- **Reduce power consumption**  
*Granular power management  
(Dedicated fast, small VR for each load)*
- **Lowers cost**
  - Component count
  - Board space (\$0.03-\$0.05/mm<sup>3</sup>)
  - Thermal management
- **Increase compute density**

# HIPS Enables VR Modules Close to Load

## 1) Next to processor


Low profile

- Enables fitting HIPS-based VR modules where silicon-based modules cannot fit
- Avoids blocking air flow




## 2) Under processor

- Reduces  $I^2R$  loss
- Frees up topside for more components



## 3) Integrated in processor package

- Facilitates processor final test
- Ultimate point-of-load regulator



# HIPS Uniquely Enables High Efficiency at High Fsw

|                        | Sarda's HIPS | Best MOSFET |
|------------------------|--------------|-------------|
| $t_{on}, t_{off}$      | <1 ns        | ~2 - 5 ns   |
| $L_{loop}$             | ~0.2nH       | ~1nH        |
| $t_{dead}$             | ~1ns         | ~3-5 ns     |
| $Q_{rr}$               | 0            | 10-30nC     |
| $R_{on} \cdot Q_g$     | <10 mΩ-nC    | 30-40 mΩ-nC |
| $R_{on} \cdot Q_{oss}$ | 30 mΩ-nC     | 50-70 mΩ-nC |

**R<sub>on</sub>** On-resistance

**Q<sub>g</sub>** Gate charge

**Q<sub>oss</sub>** Output charge

**Q<sub>rr</sub>** Reverse recovery charge

**t<sub>on</sub>** Turn on time

**t<sub>off</sub>** Turn off time

**t<sub>dead</sub>** Dead time

V<sub>in</sub> Input voltage

V<sub>out</sub> Output voltage

D Duty cycle (V<sub>out</sub> / V<sub>in</sub>)

I<sub>out</sub> Continuous output current

F<sub>sw</sub> Switching frequency

V<sub>fwd</sub> Forward diode voltage

V<sub>g</sub> Gate voltage

## Switching Losses

$$P(\text{sw\_UFET}) \sim \frac{1}{2} \cdot V_{IN} \cdot I_{out} \cdot (t_{on\_UFET} + t_{off\_UFET}) \cdot F_{sw}$$

$$P(\text{sw\_LFET}) \sim \frac{1}{2} \cdot V_{fwd} \cdot I_{out} \cdot (t_{on\_LFET} + t_{off\_LFET}) \cdot F_{sw}$$

$$P(t_{dead}) = 2 \cdot t_{dead} \cdot I_{out} \cdot V_{fwd} \cdot F_{sw}$$

Dominant switching loss term

$$V_{fwd} \sim 0.8V$$

## Charge Losses

$$P(Q_g) = (V_g \cdot Q_g) \cdot F_{sw}$$

$$P(Q_{oss}) = \frac{1}{2} \cdot (V_{IN} \cdot Q_{oss}) \cdot F_{sw}$$

$$P(Q_{rr}) = (V_{IN} \cdot Q_{rr\_LFET}) \cdot F_{sw}$$

Dominant charge loss term

Zero Q<sub>rr</sub> for GaAs

## Conduction Losses

$$P(\text{cond}) = [(D \cdot R_{on\_UFET} + (1 - D) \cdot R_{on\_LFET}) \cdot I_{out}^2] \cdot T_{coeff}$$

T<sub>coeff</sub>: increase of R<sub>on</sub> with temperature

# 12Vin HIPS' Advantages

Shown in Red


Provide highest switching frequency  
3MHz for 20A for 12Vin, 1.8Vout

$$R_{on} \cdot Q_g = 9$$

|            |                         | UFET         | LFET          |
|------------|-------------------------|--------------|---------------|
| $R_{dson}$ | On-resistance           | 16m $\Omega$ | 4.5m $\Omega$ |
| $Q_g$      | Gate charge             | 0.56nC       | 2nC           |
| $Q_{oss}$  | Output charge           | 0.94nC       | 3.33nC        |
| $Q_{rr}$   | Reverse recovery charge | -            | 0             |
| $t_{on}$   | Turn on time (est)      | 0.45ns       | 0.9ns         |
| $t_{off}$  | Turn off time (est)     | 0.45ns       | 0.9ns         |
| $t_{dead}$ | Dead time               | 1ns          | 1ns           |

2-phase, parameters  
per channel

~2.5W max for solution without heatsink



## Switching Losses

$$P(\text{sw\_UFET}) \sim \frac{1}{2} \cdot V_{IN} \cdot I_{out} \cdot (t_{on\_UFET} + t_{off\_UFET}) \cdot F_{sw}$$

$$P(\text{sw\_LFET}) \sim \frac{1}{2} \cdot V_{fwd} \cdot I_{out} \cdot (t_{on\_LFET} + t_{off\_LFET}) \cdot F_{sw}$$

$$P(t_{dead}) = 2 \cdot t_{dead} \cdot I_{out} \cdot V_{fwd} \cdot F_{sw}$$

## Charge Losses

$$P(Q_g) = (V_g \cdot Q_g) \cdot F_{sw}$$

$$P(Q_{oss}) = \frac{1}{2} \cdot (V_{IN} \cdot Q_{oss}) \cdot F_{sw}$$

$$P(Q_{rr}) = (V_{IN} \cdot Q_{rr\_LFET}) \cdot F_{sw}$$

## Conduction Losses

$$P(\text{cond}) = [(D \cdot R_{on\_UFET} + (1 - D) \cdot R_{on\_LFET}) \cdot I_{out}^2] \cdot T_{coeff}$$

# 12Vin MOSFET's Disadvantages

Shown in Red

$$R_{on} \cdot Q_g = 25$$


Lower switching frequency

800kHz for 20A for 12Vin, 1.8Vout

Much larger solution

|              |                         | UFET  | LFET   |
|--------------|-------------------------|-------|--------|
| $R_{ds(on)}$ | On-resistance           | 8mΩ   | 2.25mΩ |
| $Q_g$        | Gate charge             | 3.1nC | 11.1nC |
| $Q_{oss}$    | Output charge           | 5.2nC | 18.5nC |
| $Q_{rr}$     | Reverse recovery charge | -     | 13nC   |
| $t_{on}$     | Turn on time (est)      | 3ns   | 5ns    |
| $t_{off}$    | Turn off time (est)     | 3ns   | 5ns    |
| $t_{dead}$   | Dead time               | 4ns   | 4ns    |

~2.5W max for solution without heatsink



## Switching Losses

$$P(\text{sw\_UFET}) \sim \frac{1}{2} \cdot V_{IN} \cdot I_{out} \cdot (t_{on\_UFET} + t_{off\_UFET}) \cdot F_{sw}$$

$$P(\text{sw\_LFET}) \sim \frac{1}{2} \cdot V_{fwd} \cdot I_{out} \cdot (t_{on\_LFET} + t_{off\_LFET}) \cdot F_{sw}$$

$$P(t_{dead}) = 2 \cdot t_{dead} \cdot I_{out} \cdot V_{fwd} \cdot F_{sw}$$

## Charge Losses

$$P(Q_g) = (V_g \cdot Q_g) \cdot F_{sw}$$

$$P(Q_{oss}) = \frac{1}{2} \cdot (V_{IN} \cdot Q_{oss}) \cdot F_{sw}$$

$$P(Q_{rr}) = (V_{IN} \cdot Q_{rr\_LFET}) \cdot F_{sw}$$

Both  $Q_g$  and  $Q_{oss}$  dominant charge loss terms

Significant  $Q_{rr}$

## Conduction Losses

$$P(\text{cond}) = [(D \cdot R_{on\_UFET} + (1 - D) \cdot R_{on\_LFET}) \cdot I_{out}^2] \cdot T_{coeff}$$

# 12Vin MOSFET's Disadvantages

Shown in Red


$$R_{ds} \cdot Q_g = 25$$

At same switching frequency:  
3MHz for **9A** for 12Vin, 1.8Vout

Much less current capability

|              |                         | UFET  | LFET   |
|--------------|-------------------------|-------|--------|
| $R_{ds(on)}$ | On-resistance           | 8mΩ   | 2.25mΩ |
| $Q_g$        | Gate charge             | 3.1nC | 11.1nC |
| $Q_{oss}$    | Output charge           | 5.2nC | 18.5nC |
| $Q_{rr}$     | Reverse recovery charge | -     | 13nC   |
| $t_{on}$     | Turn on time (est)      | 3ns   | 5ns    |
| $t_{off}$    | Turn off time (est)     | 3ns   | 5ns    |
| $t_{dead}$   | Dead time               | 4ns   | 4ns    |

~2.5W max for solution without heatsink



## Switching Losses

$$P(\text{sw\_UFET}) \sim \frac{1}{2} \cdot V_{IN} \cdot I_{out} \cdot (t_{on\_UFET} + t_{off\_UFET}) \cdot F_{sw}$$

$$P(\text{sw\_LFET}) \sim \frac{1}{2} \cdot V_{fwd} \cdot I_{out} \cdot (t_{on\_LFET} + t_{off\_LFET}) \cdot F_{sw}$$

$$P(t_{dead}) = 2 \cdot t_{dead} \cdot I_{out} \cdot V_{fwd} \cdot F_{sw}$$

## Charge Losses

$$P(Q_g) = (V_g \cdot Q_g) \cdot F_{sw}$$

$$P(Q_{oss}) = \frac{1}{2} \cdot (V_{IN} \cdot Q_{oss}) \cdot F_{sw}$$

$$P(Q_{rr}) = (V_{IN} \cdot Q_{rr\_LFET}) \cdot F_{sw}$$

Both  $Q_g$  and  $Q_{oss}$  dominant charge loss terms

~44% of charge loss due to  $Q_{rr}$

## Conduction Losses

$$P(\text{cond}) = [(D \cdot R_{on\_UFET} + (1 - D) \cdot R_{on\_LFET}) \cdot I_{out}^2] \cdot T_{coeff}$$

# 12Vin GaN FET's Disadvantages

Shown in Red

$$R_{on} \cdot Q_g = 20$$


Lower switching frequency

1MHz for 20A for 12Vin, 1.8Vout

Much larger solution

|              |                         | UFET  | LFET   |
|--------------|-------------------------|-------|--------|
| $R_{ds(on)}$ | On-resistance           | 8mΩ   | 2.25mΩ |
| $Q_g$        | Gate charge             | 2.5nC | 8.9nC  |
| $Q_{oss}$    | Output charge           | 4.2nC | 14.8nC |
| $Q_{rr}$     | Reverse recovery charge | -     | 0      |
| $t_{on}$     | Turn on time (est)      | 2.4ns | 4ns    |
| $t_{off}$    | Turn off time (est)     | 2.4ns | 4ns    |
| $t_{dead}$   | Dead time               | 4ns   | 4ns    |

~2.5W max for solution without heatsink



## Switching Losses

$$P(\text{sw\_UFET}) \sim \frac{1}{2} \cdot V_{IN} \cdot I_{out} \cdot (t_{on\_UFET} + t_{off\_UFET}) \cdot F_{sw}$$

$$P(\text{sw\_LFET}) \sim \frac{1}{2} \cdot V_{fwd} \cdot I_{out} \cdot (t_{on\_LFET} + t_{off\_LFET}) \cdot F_{sw}$$

$$P(t_{dead}) = 2 \cdot t_{dead} \cdot I_{out} \cdot V_{fwd} \cdot F_{sw}$$

## Charge Losses

$$P(Q_g) = (V_g \cdot Q_{g\_total}) \cdot F_{sw}$$

$$P(Q_{oss}) = \frac{1}{2} \cdot (V_{IN} \cdot Q_{oss\_total}) \cdot F_{sw}$$

$$P(Q_{rr}) = (V_{IN} \cdot Q_{rr\_LFET}) \cdot F_{sw}$$

## Conduction Losses


$$P(\text{cond}) = [(D \cdot R_{on\_UFET} + (1 - D) \cdot R_{on\_LFET}) \cdot I_{out}^2] \cdot T_{coeff}$$

# 40A HIPS vs. MOSFET Comparison


## HIPS Advantages

Power Loss

**Sarda HIPS**  
2MHz



**MOSFET Power Stage**  
600kHz



## Efficiency

12Vin, 0.85Vout, 40A

89%

88%

*Similar*

## Footprint (mm<sup>2</sup>)

**200**

400

*50% pcb area*

## Height (mm)

**3**

8

*40% height*

## V<sub>out</sub> slew rate (mV/μs)

**165**

30

*5-6x faster*

## Load Transient Response


**~2-5μs**

15-30μs




*5-15x faster*

# HIPS Enables Granular Power

**MOSFET Powerstage**  
1-phase, 600kHz




**Sarda HIPS**  
4-phase, 2MHz






# Closer Look at HIPS Load Transient Performance Advantage

Sarda HIPS  
2-phase, 2MHz





MOSFET Powerstage  
1-phase, 600kHz



Load transient: 33A step, 7A DC load

# Granular Power Reduces Energy Consumption by 30%

- **High voltage regulator (VR) efficiency during low power operation**  
*For energy proportional power management*
- **Fast VR response for aggressive dynamic voltage scaling**  
*Increases processor performance and reduces power consumption*
- **Reduced cooling requirements**  
*Less heat dissipation*



source: [Google's Energy Proportional Power Management for Data Center Applications](#)

# Granular Power Requires Many Fast, Small VRs



Voltage levels

Voltage slew rate  
(mV/ $\mu$ s)

Conventional Power

Single


Low




Granular Power

Multiple

High



Source: Qualcomm



Source: The Microprocessor Report's [Sarda Delivers Granular Power](#)

# System Benefits From HIPS

## Increase Performance-per-Watt

*Limited by heat and power*

### Increase performance (MIPS)

- Dynamic power management of each load
  - Faster transition to peak modes
  - Higher voltage setpoint
- Frees up board space for components  
*e.g., memory*

### Reduce energy consumption

- Granular power  
*Dynamic power management of each load*
  - Faster transition to idle modes
  - Lower voltage setpoint
- Energy proportionality  
*High efficiency at low workload*
- Reduced cooling

[Why More-Than-Moore Power Management Is Required to Keep Up With Exponential Growth in ICT Data Consumption](#)  
Google's [Energy Proportional Power Management for Data Center Applications](#)

# Summary

- **GaAs-based HIPS enable fastest, smallest VRs**
- **Granular power** (many fast, small VRs) **increases compute density**
  - Overcomes escalating limitations with monolithic integration (Moore's Law scaling)
  - Supports heterogeneous integration (More-than-Moore scaling)
- **GaAs-based HIPS is superior technology for up to 60V input VRs**