Distributed Power Conversion - An answer to Power Delivery Challenges in SoCs?



Rinkle Jain, Jim Tschanz, Vivek De

October 8 2014 Circuit Research Lab, Intel Corporation Hillsboro, OR

Power Supply on Chip Workshop 2014



Acknowledgements

- Vaibhav Vaidya
- Stephen Kim
- Seth Sanders
- Krishnan Ravichandran
- Chai Sutantavibul
- Trang Ngyuen

- Chung-ching Peng
- Tri Huynh
- Ken Ikeda
- Carlos Tokunaga
- Muhammad Khellah
- Rick Forand

This research was, in part, funded by the U.S. Government (DARPA). The views and conclusions contained in this document are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the U.S. Government.



Motivation for fully integrated VRs Capability of Switched Capacitor Voltage Regulator (SCVR) DVFS enabler with minimum area-power overhead Co-design with load Summary and Conclusion



The Platform Perspective



PSoC 2014 Rinkle Jain



The Platform Perspective



SoCs inherently require several voltage rails

PSoC 2014 Rinkle Jain Input rail consolidation simplifies power delivery significantly 4/24



The Die Side of the Story



[Burton et.al APEC '14]

[Kurd et.al ISSCC '14]

- Faster state transitions by 25%, higher performance per watt
- Overall idle power slashed by 20x, battery life improvement by > 50%
- Proliferation of Integrated voltage regulators in latest technology node



Finer Grain Voltage Domains



[Tokunaga et.al ISSCC '14]

Measured data

- Vmin reduction through many voltage domains
- Necessary level shifters incorporated here with 0 area penalty



Switched Capacitor VR with MIM



[R. Jain et.al.; JSSC 2014]

PSoC 2014 Rinkle Jain

Conversion Efficiency Measurements



• 84% peak and 63% minimum efficiency

- Lower peaks in other modes due to larger switch size
- Flat efficiency down to << 10% rated load with PFM



[R. Jain et.al.; JSSC 2014]

intel



Limitations of simple frequency modulation

- Lower-than-optimal conversion efficiency at lower voltages
- Increased output ripple and associated power loss at light loads
- Input noise coupling. EMI/RFI due to impulsive current draw

Other knobs: $1/r_{dson}$ (conductance), C (fly capacitance), d(duty) PSoC 2014 Rinkle Jain



Limitations of simple frequency modulation

- Lower-than-optimal conversion efficiency at lower voltages
- Increased output ripple and associated power loss at light loads
- Input noise coupling. EMI/RFI due to impulsive current draw

Other knobs: $1/r_{dson}$ (conductance), C (fly capacitance), d(duty) PSoC 2014 Rinkle Jain 9/24



Adaptive Widths Architecture



• Total transistor size implemented as 3 weighted banks (ratio 2:1:0.25)

• 8 way interleaving, 2GHz input cloc; 2 bits for width selection

PSoC 2014 Rinkle Jain

[R. Jain et.al.; CICC 2014]



fsw < Fth_W = bW'/a implies higher efficiency at W' (W'=W/n)
 fsw is a good indicator of low voltage and light load conditions

AW Measurements at different V_{ref}



• Rout uniquely defines the optimal width

intel



AW control law: Measurements



• F_{th} for each width computed from two open loop measurements

• Results show that proposed transition is effective



AW Conversion Efficiency Measurements



• All three major loss mechanisms scale with load (more than linearly)

• Nearly 15% improvement in 2:1 mode



AW Conversion Efficiency Measurements



- Constant resistance load
- All modes show optimal efficiency peaks



Capability Summary

Reference	2	3	5	This work
Process	45nm SOI	45nm	32nm SOI	22nm trigate
Passives type	Deep trench	Gate Oxide SOI	Gate Oxide	MIM
Maximum frequency	100MHz	30MHz	225MHz	250MHz
Input Voltage	2V	1.8V	2V	1.23V
Output	0.95V/2.7mA	0.8-1V/8mA	0.4-1.1V/0.28A	0.45-1V, 88mA
Power Efficiency %	90	69	81	70@0.55V,84@1.1V
Response time	Unregulated	120-200ns	Unregulated	3-5ns
Droop	-	$250 \mathrm{mV}$	-	\leq 25mV
Current densityA/mm ²	2.3	0.050	0.73	0.88
Area Overhead	13%	6x	41%	3.6%

- All-digital multi-mode SCVR in 22nm tri-gate CMOS using high-density MIM
- Wide voltage range, good conversion efficiency across load
- Low area overhead of 3.6%, comparison assumes 30mA, 0.1mm² load
- Fast < 5ns response times
- Max VR current density of 400(880) mA/mm² in 1:1(2:1) modes

VFS Enabler

Application

Current capability

intel

- At 1V, 2:1 mode: 1.2-1.6A/mm² (22nm)
- Atom at 2.5A/mm², Graphics at 1.25 A/mm²
- Worst case di/dt: atom at 2A/ns , Graphics at 150mA/ns
- Vin=Vccmax feasible, downconversion is not a must
- Reuse power gates, hybrid solution with LDO
- Minimum active power and area overhead



PSoC 2014 Rinkle Jain



Physical Design Constraints

Practical issues: Co-design with load

- Graphics: large area, lower power density
- $\bullet\,$ lots of signals traverse x and y and x<y
- Highly automated design, push button SoC Methodology (unlike core)
- Shared metal resources, IR drop on weak grids

Need for distribution

- $\bullet~\mbox{One}$ contiguous VR block \Rightarrow large keep-out-regions in APR
- A stand-alone minimum-size VR tile desired, custom-laid out ok
- VR tile should be reuse-able across loads of any size, aspect ratio



Active Ripple Control Enabling Distribution





Active Ripple Control Enabling Distribution



PSoC 2014 Rinkle Jain



Active Ripple Control Enabling Distribution



PSoC 2014 Rinkle Jain



Active Ripple Mitigation Scheme (ARMS)



• Gate voltage of select transistors controlled using diff amplifier

• Ideally switch currents match load currents on a cycle by cycle basis

Objective: A frugal design that works across all conversion modes



Active Ripple Mitigation Scheme (ARMS)

ARMS in 2:1 Operation



Low -Bound Hysteretic Control (LBHC)



Adaptive Gate Driver







ARMS Ripple Measurements



- Load, V_{out} independent ripple
- Minimum size VR tile



• Point-of-load VR solution for fine grain domains enable power benefits

- Fast switched capacitor VRs with low area overhead demonstrated
- Capacitance density and ESR dictate SCVR capability, less area with every node
- Hybrid DLDO-SCVR meets medium current density loads, no power penalty
- Control techniques ensure optimal efficiency and small VR tiles
- Distributed VRs desired for APR-friendly SoC integration for wide adoption
- High-current-density loads may have (i) few bumps or platform limitations.
 (ii) high di/dt, tighter impedance requirements ⇒ step down IVR
 Higher current density VR solutions for small domains are needed!



- Point-of-load VR solution for fine grain domains enable power benefits
- Fast switched capacitor VRs with low area overhead demonstrated
- Capacitance density and ESR dictate SCVR capability, less area with every node
- Hybrid DLDO-SCVR meets medium current density loads, no power penalty
- Control techniques ensure optimal efficiency and small VR tiles
- Distributed VRs desired for APR-friendly SoC integration for wide adoption
- High-current-density loads may have (i) few bumps or platform limitations.
 (ii) high di/dt, tighter impedance requirements ⇒ step down IVR
 Higher current density VR solutions for small domains are needed!



- Point-of-load VR solution for fine grain domains enable power benefits
- Fast switched capacitor VRs with low area overhead demonstrated
- Capacitance density and ESR dictate SCVR capability, less area with every node
- Hybrid DLDO-SCVR meets medium current density loads, no power penalty
- Control techniques ensure optimal efficiency and small VR tiles
- Distributed VRs desired for APR-friendly SoC integration for wide adoption
- High-current-density loads may have (i) few bumps or platform limitations.
 (ii) high di/dt, tighter impedance requirements ⇒ step down IVR
 Higher current density VR solutions for small domains are needed!



- Point-of-load VR solution for fine grain domains enable power benefits
- Fast switched capacitor VRs with low area overhead demonstrated
- Capacitance density and ESR dictate SCVR capability, less area with every node
- Hybrid DLDO-SCVR meets medium current density loads, no power penalty
- Control techniques ensure optimal efficiency and small VR tiles
- Distributed VRs desired for APR-friendly SoC integration for wide adoption
- High-current-density loads may have (i) few bumps or platform limitations.
 (ii) high di/dt, tighter impedance requirements ⇒ step down IVR
 Higher current density VR solutions for small domains are needed!



- Point-of-load VR solution for fine grain domains enable power benefits
- Fast switched capacitor VRs with low area overhead demonstrated
- Capacitance density and ESR dictate SCVR capability, less area with every node
- Hybrid DLDO-SCVR meets medium current density loads, no power penalty
- Control techniques ensure optimal efficiency and small VR tiles
- Distributed VRs desired for APR-friendly SoC integration for wide adoption
- High-current-density loads may have (i) few bumps or platform limitations.
 (ii) high di/dt, tighter impedance requirements ⇒ step down IVR
 Higher current density VR solutions for small domains are needed!



- Point-of-load VR solution for fine grain domains enable power benefits
- Fast switched capacitor VRs with low area overhead demonstrated
- Capacitance density and ESR dictate SCVR capability, less area with every node
- Hybrid DLDO-SCVR meets medium current density loads, no power penalty
- Control techniques ensure optimal efficiency and small VR tiles
- Distributed VRs desired for APR-friendly SoC integration for wide adoption
- High-current-density loads may have (i) few bumps or platform limitations.
 (ii) high di/dt, tighter impedance requirements ⇒ step down IVR
 Higher current density VR solutions for small domains are needed!



- Point-of-load VR solution for fine grain domains enable power benefits
- Fast switched capacitor VRs with low area overhead demonstrated
- Capacitance density and ESR dictate SCVR capability, less area with every node
- Hybrid DLDO-SCVR meets medium current density loads, no power penalty
- Control techniques ensure optimal efficiency and small VR tiles
- Distributed VRs desired for APR-friendly SoC integration for wide adoption
- High-current-density loads may have (i) few bumps or platform limitations. (ii) high di/dt, tighter impedance requirements \Rightarrow step down IVR

Higher current density VR solutions for small domains are needed!



- Point-of-load VR solution for fine grain domains enable power benefits
- Fast switched capacitor VRs with low area overhead demonstrated
- Capacitance density and ESR dictate SCVR capability, less area with every node
- Hybrid DLDO-SCVR meets medium current density loads, no power penalty
- Control techniques ensure optimal efficiency and small VR tiles
- Distributed VRs desired for APR-friendly SoC integration for wide adoption
- High-current-density loads may have (i) few bumps or platform limitations.
 (ii) high di/dt, tighter impedance requirements ⇒ step down IVR

Higher current density VR solutions for small domains are needed!



Thank you for your attention!