

# Optimizing Power MOSFET Behavior for High Frequency Switching

PwrSoC 2014



### **Outline**


- Why Vertical Silicon MOSFETs?
- What Limits Switching Performance?
- Die Level Optimisations
  - Voltage Overshoots
  - Switching Uniformity
  - Packaging
- Conclusion




# Why Vertical Silicon?

#### Power Density:

- Superior R<sub>DS(on)</sub>/mm<sup>2</sup>
  - 30V Vertical silicon ≈5mΩmm²
  - 30V Lateral Si ≈15mΩmm²
  - 30V GaAs ≈14mΩmm²
  - 30V GaN ≈12mΩmm²








# Why Vertical Silicon?

### 1. Power Density:

- Superior R<sub>DS(on)</sub>/mm<sup>2</sup>
  - 30V Vertical silicon ≈5mΩmm²
  - 30V Lateral Si ≈15mΩmm²
  - 30V GaAs ≈14mΩmm<sup>2</sup>
  - 30V GaN ≈12mΩmm²

### Reliability

- Proven sub ppm level
  - Effective defectivity screening
    - Low leakage (nAs; GaN 10s μAs)
    - Avalanche & Gate Stress tests






# Why Vertical Silicon?

#### 1. Power Density:

- Superior R<sub>DS(on)</sub>/mm<sup>2</sup>
  - 30V Vertical silicon ≈5mΩmm²
  - 30V Lateral Si ≈15mΩmm²
  - 30V GaAs ≈14mΩmm<sup>2</sup>
  - 30V GaN ≈12mΩmm<sup>2</sup>

#### 2. Reliability

- Proven sub ppm level
  - Effective defectivity screening
    - Low leakage (nAs; GaN 10s μAs)
    - Avalanche & Gate Stress tests



#### Wafer Cost


- Silicon vertical ≈ Silicon lateral
- GaN ≈ 25x → 4x (?)



# **Superjunction Trench Power MOSFET Structure s** Q Gate **Charge Balance Trench** G s **Vertical DMOS TrenchMOS Thick Bottom**


Oxide TrenchMOS


#### **Pseudo Vertical LDMOS**






### **Charge Balance TrenchMOS**










- Most common structure for LV Discrete ≈2008
  - Infineon, Fairchild, On Semi, Vishay, AOS...
- Source Electrode shields Gate from Drain
  - Increased Process Complexity
  - Effective in reducing Q<sub>GD</sub> but at expense of increasing Q<sub>OSS</sub>
  - Layout critical to prevent fast dV/dt effects



# LV Superjunction TrenchMOS








- First Used for Low Voltage ≈2010
  - Commonly used for 400V 600V
  - NXP (NEC in literature, production?)
  - P-type pillars shield trench sidewall (JFET effect) for low Q<sub>GD</sub> and gives low Q<sub>rr</sub>
  - Relaxed cell pitch gives improved linear mode capability



### The Problem with Cell Pitch Reduction?



$$Q_G \cdot R_{DS(on)} \approx Q_G (R_{Channel} + R_{Drift})$$

$$Q_G \approx \frac{Area}{Cell\ Pitch}$$

$$R_{Channel} \approx \frac{Cell\ Pitch}{Area}$$


$$R_{Drift} \approx \frac{1}{Area}$$

$$Q_G \cdot R_{DS(on)} \approx 1 + \frac{1}{Cell\ Pitch}$$

Low Sp. $R_{DS(on)}$  and low  $Q_G$  FOM are mutually exclusive!



### **RESURF & Cell Pitch Reduction**



$$Q_G \cdot R_{DS(on)} \approx Q_G (R_{Channel} + R_{Drift})$$

$$Q_G \approx \frac{Area}{Cell\ Pitch}$$

$$R_{Channel} \approx \frac{Cell\ Pitch}{Area}$$


$$R_{Drift} pprox rac{Cell\ Pitch}{Area}$$

$$Q_G \cdot R_{DS(on)} \approx 2$$

Low Sp.R<sub>DS(on)</sub> & Low Q<sub>G</sub> FOM are achievable



# **FOM Benchmarking**




All silicon technologies have similar performance, recent 30V GaN devices demonstrate potential of this material

BUT performance FOMs are only part of the story; product design including packaging is critical to get the most out of a technology....

\* Datasheet values; includes package resistance



### **DC-DC Buck Converter**






### Silicon?

$$\frac{dI_D}{dt} = \frac{I_D \cdot I_G}{Q_{GS2}} \approx 28 \ A/ns$$

$$\frac{dV_{DS}}{dt} = \frac{V_{IN} \cdot I_G}{Q_{GD}} \approx 13 \ V/ns$$



| $R_{DS(on)}$                                       | $6.5 m\Omega$      |  |
|--|--------------------|--|
| $Q_{GS2}$  | 0.8nC              |  |
| $Q_{GD}$   | 1.4nC              |  |
| $Q_{G(tot)}$                                       | 5.5nC              |  |
| $V_{GS(th)}$                                       | 1.6V               |  |
| $V_{GS(pl)}$                                       | 2.7V               |  |
| $V_{\rm DS},V_{\rm IN}$                            | 12V                |  |
|  |                    |  |
| $I_{G}$  | 1.5A               |  |
| I <sub>G</sub>                                     | 1.5A<br>15A        |  |
|  |                    |  |
| I <sub>D</sub>                                     | 15A                |  |
| I <sub>D</sub>                                     | 15A<br>5V          |  |
| I <sub>D</sub> V <sub>G</sub> L <sub>package</sub> | 15A<br>5V<br>0.6nH |  |




### Package?

$$\frac{dI_D}{dt} = \frac{V_G - V_{GS(pl)}}{L_{Package}} \approx 4 \ A/ns$$



$$\frac{dV_{DS}}{dt} = \frac{V_{IN} \cdot I_G}{Q_{GD}} \approx 13 \ V/ns$$




| $R_{DS(on)}$            | $6.5 \text{m}\Omega$ |  |
|-------------------------|----------------------|--|
| $Q_{GS2}$               | 0.8nC                |  |
| $Q_{GD}$                | 1.4nC                |  |
| $Q_{G(tot)}$            | 5.5nC                |  |
| $V_{GS(th)}$            | 1.6V                 |  |
| $V_{GS(pl)}$            | 2.7V                 |  |
| $V_{\rm DS},V_{\rm IN}$ | 12V                  |  |
| $I_{G}$                 | 1.5A                 |  |
| $I_D$                   | 15A                  |  |
| $V_{G}$                 | 5V                   |  |
| L <sub>package</sub>    | 0.6nH                |  |
| L <sub>total</sub>      | 2.4nH                |  |
| f <sub>osc</sub>        | 100MHz               |  |
|                         |                      |  |



### **Circuit?**

$$\frac{dI_D}{dt} = \frac{V_{IN}}{L_{total}} \approx 5 \ A/ns$$

$$\frac{dV_{DS}}{dt} = 12 \cdot V_{IN} \cdot f_{osc} \approx 14 \ V/ns$$




| R <sub>DS(on)</sub>     | $6.5 m\Omega$ |  |
|-------------------------|---------------|--|
| $Q_{GS2}$               | 0.8nC         |  |
| $Q_{GD}$                | 1.4nC         |  |
| $Q_{G(tot)}$            | 5.5nC         |  |
| $V_{GS(th)}$            | 1.6V          |  |
| $V_{GS(pl)}$            | 2.7V          |  |
| $V_{\rm DS},V_{\rm IN}$ | 12V           |  |
| $I_{G}$                 | 1.5A          |  |
| $I_D$                   | 15A           |  |
| $V_{G}$                 | 5V            |  |
| L <sub>package</sub>    | 0.6nH         |  |
| $L_{total}$             | 2.4nH         |  |
| f <sub>osc</sub>        | 100MHz        |  |




|                     | Silicon | Package | Circuit |
|---------------------|---------|---------|---------|
| dl <sub>D</sub> /dt | 28 A/ns | 4 A/nS  | 5 A/ns  |
| dV <sub>D</sub> /dt | 13 V/ns | 13 V/nS | 14 V/ns |

- Silicon is not the limiting factor!
- Approaching situation where circuit parasitics dictate switching speed
- Consequence is excessive voltage overshoots
- Lower Q<sub>GD</sub> technologies like GaN need improved packaging to be effective





### **Simulated Reverse Recovery**





Body diode stored charge **NOT** major cause of voltage overshoots!




# **Voltage Transients – Ideal Case**

- di/dt and dv/dt set by circuit
  - control FET closes instantaneously
  - Ideal capacitor (no V<sub>DS</sub> dependency)












$$C_{OSS}(V_{DS}) = C_{OSS}(V_{DS} = 0V)^{m} \sqrt{\frac{v_{j}}{v_{j} + V_{DS}}}$$









$$C_{OSS}(V_{DS}) = C_{OSS}(V_{DS} = 0V)^{m} \sqrt{\frac{v_j}{v_j + V_{DS}}}$$









$$C_{OSS}(V_{DS}) = C_{OSS}(V_{DS} = 0V)^m \sqrt{\frac{v_j}{v_j + V_{DS}}}$$








$$C_{OSS}(V_{DS}) = C_{OSS}(V_{DS} = 0V)^{m} \sqrt{\frac{v_{j}}{v_{j} + V_{DS}}}$$





# Modifying C<sub>oss</sub> 'shape'




Additional on die capacitors have an almost linear C(V<sub>DS</sub>) behaviour and can be used to improve in nonlinear capacitive behaviour of a design

Impact on efficiency is much less than adding external snubber, or lowering switching speed to reduce voltage overshoots



# **Results: Device Comparison**





|   | Previous<br>Generation  | Current<br>Generation         |
|---|-------------------------|-------------------------------|
| $R_{\mathrm{DS(on)}}\left(V_{\mathrm{GS}}\!\!=\!\!10V\right)$ | $3.3 \mathrm{m}\Omega$  | $3.2 \mathrm{m}\Omega$        |
| $R_{DS(on)} (V_{GS} = 4.5V)$                                  | $4.25~\mathrm{m}\Omega$ | $4.2~\mathrm{m}\Omega$        |
| $Q_{G}\left(V_{GS}\!\!=\!\!4.5V\right)$                       | 14nC                    | 9.5nC                         |
| $C_{OSS}(V_{DS}=15V)$   | 380pF                   | 755pF                         |
| $Q_{OSS}(V_{DS}=15V)$   | 10.2nC                  | 16.7nC                        |
| $Q_G \cdot R_{DS(on)}$  | 60mΩnC                  | $40 \text{m}\Omega \text{n}C$ |
| $(Q_G + Q_{OSS}) \cdot R_{DS(on)}$                            | 103mΩnC                 | 110mΩnC                       |

\*FOMs include package resistance



# **Results: Applications Testing**






Significant improvement in voltage overshoots due to improved Coss shape




# **Internal Switching of MOSFET**

- Simulation of internal gate structure shows large variation of switching times across a MOSFET
- MOSFETs will still have both low and high R<sub>G</sub> parts of the die






# After 0.1ns of 5V V<sub>GS</sub> applied






# After 1.06ns of 5V V<sub>GS</sub> applied




 High RG part still turns on quickly due to low R<sub>G</sub> portion of die






# After 2.25ns of 5V V<sub>GS</sub> applied



Can observe see almost
 3V difference in V<sub>GS</sub> across
 the high R<sub>G</sub> die


 Major impact of poor switching uniformity is to give slow turn off, resulting in reduced efficiency





# **Delay Distributions**


- At turn on both designs will quickly
- At turn off, switching is speed is related to the slowest part of the die
  - Lower R<sub>G</sub> 5.1x faster than high R<sub>G</sub> (R<sub>G</sub> values suggested x3.5 difference)







# **Packaging Evolution**

- Discrete Packages limited to <1MHz due to package & layout inductance rather than silicon performance
- Multi-die packaging or embedded die technology with inverted die & clips will enable >1MHz switching









### **Conclusions**

- Vertical silicon offers the best overall solution for DC-DC conversion
  - reliability, cost, footprint, performance
- Switching performance of Power MOSFETs are approaching the natural switching speed of the circuit (i.e. its resonant frequency)
  - (Q<sub>G</sub>+Q<sub>OSS</sub>)·R<sub>DS(on)</sub> becomes most important FOM
  - Low inductance packaging and layout critical
- Fast switching results in high voltage overshoots
  - Non linear behaviour of the  $C_{oss}$  means these overshoots ≈3x  $V_{IN}$
  - Voltage rating of the MOSFET can be exceeded
  - Creating a more linear C<sub>oss</sub>(V<sub>DS</sub>) can reduce voltage overshoots
- Fast turn off requires low internal R<sub>G</sub> to all parts of the die

