



### High current high frequency Si MOSFET technology for power conversion

Steven Sapp, Jon Gladish, Art Black, Ashok Challa, Gary Dolny

PwrSOC 2012

Solutions for Your Success<sup>™</sup>

# Outline

- High current trench MOSFET performance merits
- The evolution of higher operating frequency trench
  power switches
- Comparative study of trench and competing high current alternatives
- Power-loop issues and comparisons for high frequency operation
- State-of-the-art power switch devices and packages for 1+ MHz high current applications
- Conclusion



The message:

For POL power conversion, silicon trench switches in conjunction with improved package techniques will continue to advance the high power density\* performance edge resulting in dominant package integrated systems.

\* Power density is used loosely to indicate both reduced power loss in the MOSFET switches and area reduction resulting from filter inductor and capacitor size reduction resulting from co-packaging and increased operating frequency.

### Si Trench FET a candidate for Power SiP/SoC?

- Characterization comparisons indicate that Trench MOSFET devices are improving and capable of operating at higher frequency with significantly higher current density compared to lateral devices.
- Higher operating frequency is needed to enable better system inpackage (SiP) or system-on-chip (SoC) power converters.
- High current and frequency operating conditions require switching devices with better R\*Q merit.
- Lower power loop parasitic L and R enable Si trench switches to perform closer to the levels expected based on their R\*Q merit.
- Switching losses increase with frequency making conduction loss less prominent - <u>but not less</u>! At least not unless resistance in the overall power loop decreases too.

Definitions:

SG-Trench: shielded-gate trench with or without charge-balance. V-LDMOS: LDMOS device with source or drain connected through the substrate.



## **BV-R<sub>DS</sub>** fundamental trade-off

- Conduction loss due to on-resistance increases as the power switch voltage rating increases.
- Charge balanced Si, and wide band gap materials enable reduced conduction loss.
- V-LDMOS has not demonstrated competitive R<sub>SP</sub>. Better quoted R<sub>SP</sub> do not include metal contribution.
- GaN R<sub>SP</sub> not currently competitive with Si below 150V but it provides lower Q at the same BV and R<sub>DS</sub>. The gap between material capability and current performance suggests improvement possibilities.



## **Trench technology evolution**



- The focus on reducing switching losses has driven Si trench MOSFET devices to better  $R_{SP}$  and  $R^*Q_{GD}$  FOM.
- Today's discrete low voltage GaN has poorer R<sub>SP</sub> compared to silicon trench but better R\*Q<sub>GD</sub> FOM.
- SG-Trench will continue to improve to enable higher performance SiP.





# **SG-Trench optimization influences**

- SG-Trench and LDMOS share similar device architecture but trench consumes only 20% of the silicon surface area.
- Critical overlap dimensions for switching figure-of-merit (FOM) are controlled by different processes.
- SG-Trench MOSFET has demonstrated continuously improving switching FOM. Improvements are not driven so much by photo capability but instead by other process tools that continue to evolve and improve.
- LDMOS electric field control relies on RESURF while SG-Trench employs capacitive effect charge balance for reduced drift resistance.
- Silicon area consumed by the LDMOS degrades power density.



### **Switching FOM – the road to high frequency**



56-Trendh

56-Trench

GTrench

V-LOMOS

- SG-Trench compared to V-LDMOS shows how differently these devices are optimized.
- The switching merit figure Q<sub>GD</sub>\*R<sub>DS</sub> shows that SG-Trench and V-LDMOS are similar despite the device design differences.
- While a lateral MOSFET has somewhat better switching FOM, the R<sub>SP</sub> penalty degrades power density.
- Toward to goal of improving SiP solutions, SG-Trench devices can yield comparable performance to V-LDMOS.



5

0

### **Switching - conduction FOM trade-off**

- A comparison of device characteristics indicates a clear trade-off of switching and conduction loss features. As switching FOM improves, conduction FOM degrades.
- SG-Trench has improving switching FOM while maintaining much better R<sub>SP</sub>.
- V-LDMOS technology shows better switching FOM but the power density is much lower compared to SG-Trench technology.







# Simulated efficiency

- A comparison of simulated efficiency using switches with features described on the previous slide shows that performance ranks in same order as switching FOM.
- SG-Trench with improved switching FOM gives competitive efficiency and higher power density.
- The V-LDMOS requires 3x the power switch die size and may not fit in a comparable package.





## Faster switching issues

- Voltage overshoot increases with faster switching. Power loop inductance from package interconnects and board traces interact with the switching transitions to cause voltage spikes - L di/dt.
- Small format co-packaged power switches will reduce switch loop parasitic inductance, both within the package and in the external HF switch loop.
- The primary benefit of reduced parasitic inductance is reduced HS switch V<sub>DS</sub> peak over-shoot at full load.
- Fast switching trench MOSFETs may even be too fast for low inductance packages. Faster switching induces a higher voltage across the LS GS and GD capacitive divider leading to shoot-through loss.
- With better FOM (Si or GaN), HS V<sub>DS</sub> stress increases and switch-node overshoot and ringing may lead to EMI.
- Power supply integration in a package or chip can enable lower parasitic inductance and enable the use of faster power switches.



# Switch-loop inductance impact on HS V<sub>DS</sub>





# Switch-loop inductance impact on LS V<sub>DS</sub>





### Package Inductance Improvement for PwrSiP

- For high frequency the package needs lower switch loop inductance and resistance to reduce switching and conduction loss.
- A copper clip from LS drain to HS source provides low impedance.
- Integration of other system components can reduce their series impedance.
- DrMOS integrates power switches with the gate driver to reduce drive loop impedance (HS source Kelvin reference).
- Lower loop impedance possible once integrated in a package or on a chip.





## **PWB**, Package, and Interconnect



<sup>1</sup> Common connection and gate drive loop impedance depends on circuit board layout. <sup>2</sup> Gate drive loop impedance depends on circuit board layout.



#### **Power Stage: co-packaged HS and LS FETs**



- Dual discrete packages are optimized for improved thermal performance and low package parasitic.
- Flip chip LS trench MOSFET results in a large portion of the exposed copper being connected to ground for low thermal resistance.
- A common clip connecting HS source to LS drain and switch-node results in very low parasitic resistance and inductance.
- Smaller package size leads to 2x reduction in switch loop inductance.

## **Power Stage performance data**

	Large Footprint		Med Footprint		S m a I I Footprint		300 kHz and 600 kHz Efficiency versus Package
							<sup>95</sup>
	Pwr 33 HS	Pwr 56 LS	Pwr Stage HS	Pwr Stage LS	Pwr Clip HS	Pwr Clip LS	93
VDS [V]	25	25	25	25	25	25	
VGS [V]	12	12	12	12	12	12	<sup>32</sup> Power Clip
R <sub>DSON</sub> Typ.@4.5V <sub>G</sub> [mΩ]	4.3	1.6	4.4	1.8	5.4	1.4	versus Discrete Crossover
R <sub>DSON</sub> Max.@4.5V <sub>G</sub> [mΩ]	5.7	2.1	5.7	2.2	7.3	2.1	90 89 89 PClip 300 kHz PStg 300 kHz
Q <sub>G</sub> Typ. @4.5Vg [nC]	12	32	12	27	9	30	88 87 →→ Discrete 600 kHz
Q <sub>GS</sub> Typ. @4.5Vg [nC]	3.0	8.2	3.3	8.2	2.6	9.3	86
Q <sub>GD</sub> Typ. @4.5Vg [nC]	3.3	9.6	2.7	7.6	2.3	7.7	85 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
C <sub>oss</sub> Typ. [nC]	441	1270	448	946	332	1126	Load (A)

- With improved FOM silicon and improved package design, able to significantly shrink package while still maintaining low R<sub>DS(ON)</sub>.
- Equivalent silicon in smaller package has better efficiency. Improvement is most dramatic at higher frequency.





- Integrating the driver IC and Power MOSFETs into a common package greatly reduces V<sub>IN</sub>-to-P<sub>GND</sub> loop inductance and resistance as well as gate drive loop.
- The resulting predictable low inductance environment provides for extremely fast edge rates on SW-node and minimized dead time requirement.
- Even with a relatively low inductance package, ring voltages can still exceed 2x of V<sub>IN</sub>.
- After driver and power switch integration, system level passive co-packaging, and ultimately integration on a chip can further improve the performance.

# Conclusions

- Trench Si switch technology continues to improve resulting in the most practical high current converter solutions for POL power conversion.
- Discrete solutions like Power Stage and DrMOS with high performance trench MOSFET switches are pushing power density and operating frequency higher.
- Package integrated converters utilizing high performance trench MOSFETs offer the promise of an even higher density power supply solution.

