

Ultrahigh-density ($> 0.4 \mu\text{F}/\text{mm}^2$) trench capacitors in silicon

F. Roozeboom^{1,2}, W. Dekkers¹, K. Jinesh¹, W. Besling¹,
Y. Lamy¹, J. Klootwijk³, M. Verheijen³, H.-D. Kim⁴ and D. Blin⁴

¹ NXP-TSMC Research Center, ² TU Eindhoven, ³ Philips Research, Eindhoven, The Netherlands

⁴ Jusung Engineering, Korea and France

Outline

- Introduction
 - *'Moore than Moore'* vs. *'More Moore / Beyond'*
 - Conventional MOS trench capacitors for decoupling
 - ONO / (poly)-Si stacks
 - NXP Roadmap for 3D System-in-Package (SiP)
 - From MOS to MIM capacitors from ~25 to 400 nF/mm²
- ALD of multiple high-k MIM (TiN / Al₂O₃ / TiN)
 - Growth and processing
 - Structural and electrical characterization
- Concluding remarks

Outline

- Introduction
 - *'Moore than Moore' vs. 'More Moore / Beyond'*
 - Conventional MOS trench capacitors for decoupling
 - ONO / (poly)-Si stacks
 - NXP Roadmap for 3D System-in-Package (SiP)
 - From MOS to MIM capacitors from ~25 to 400 nF/mm²
- ALD of multiple high-k MIM (TiN / Al₂O₃ / TiN)
 - Growth and processing
 - Structural and electrical characterization
- Concluding remarks

Miniaturization by Moore.... over 40 years ago (1965)

Cramming more components onto integrated circuits

With unit cost falling as the number of components per circuit rises, by 1975 economics may dictate squeezing as many as 65,000 components on a single silicon chip

By Gordon E. Moore

Director, Research and Development Laboratories, Fairchild Semiconductor division of Fairchild Camera and Instrument Corp.

The future of integrated electronics is the future of electronics itself. The advantages of integration will bring about a proliferation of electronics, pushing this science into many new areas.

Integrated circuits will lead to such wonders as home computers—or at least terminals connected to a central computer—automatic controls for automobiles, and personal portable communications equipment. The electronic wrist-watch needs only a display to be feasible today.

But the biggest potential lies in the production of large systems. In telephone communications, integrated circuits in digital filters will separate channels on multiplex equipment. Integrated circuits will also switch telephone circuits and perform data processing.

Computers will be more powerful, and will be organized in completely different ways. For example, memories built of integrated electronics may be distributed throughout the

machine instead of being concentrated in a central unit. In addition, the improved reliability made possible by integrated circuits will allow the construction of larger processing units. Machines similar to those in existence today will be built at lower costs and with faster turn-around.


Present and future

By integrated electronics, I mean all the various technologies which are referred to as microelectronics today as well as any additional ones that result in electronics functions supplied to the user as irreducible units. These technologies were first investigated in the late 1950's. The object was to miniaturize electronics equipment to include increasingly complex electronic functions in limited space with minimum weight. Several approaches evolved, including microassembly techniques for individual components, thin-film structures and semiconductor integrated circuits.

Each approach evolved rapidly and converged so that each borrowed techniques from another. Many researchers believe the way of the future to be a combination of the various approaches.

The advocates of semiconductor integrated circuitry are already using the improved characteristics of thin-film resistors by applying such films directly to an active semiconductor substrate. Those advocating a technology based upon films are developing sophisticated techniques for the attachment of active semiconductor devices to the passive film arrays.

Both approaches have worked well and are being used in equipment today.




The author


Dr. Gordon E. Moore is one of the new breed of electronic engineers, schooled in the physical sciences rather than in electronics. He earned a B.S. degree in chemistry from the University of California and a Ph.D. degree in physical chemistry from the California Institute of Technology. He was one of the founders of Fairchild Semiconductor and has been director of the research and development laboratories since 1959.

Miniaturization and diversification....

Two ways to build device-based systems ...



Miniaturization and diversification....



Non-CMOS devices, multi-chip (MEMS, Lab-on-Chip, ..) in SiP solutions

PowerSoC08, Sept. 22-24, 2008, Cork, Ireland

Miniaturization by Moore..... *foreseen or not ?*

Cramming more components onto integrated circuits

With unit cost falling as the number of components per circuit rises, by 1975 as many as 65,000 components

By Gordon E. Moore

Director, Research and Development
division of Fairchild Camera and Instrument

The future of integrated electronics is itself. The advantages of integration of electronics, pushing new areas.

Integrated circuits will lead to computers—or at least terminals computer—automatic controls for submersible communications equipment watch needs only a display to be fed.

But the biggest potential lies in systems. In telephone communications, digital filters will separate channels. Integrated circuits will also send and perform data processing.

Computers will be more powerful in completely different ways. For a of integrated electronics may be done.

The author

Dr. Gordon E. Moore is one of the new breed of electronic engineers, schooled in the physical sciences rather than in electronics. He earned a B.S. degree in chemistry from the University of California and a Ph.D. degree in physical chemistry from the California Institute of Technology. He was one of the founders of Fairchild Semiconductor and has been director of the research and development laboratories since 1959.

systems out of smaller functions, which are separately packaged and interconnected. The availability of large functions, combined with functional design and construction, should allow the manufacturer of large systems to design and construct a considerable variety of equipment both rapidly and economically.

Linear circuitry

Integration will not change linear systems as radically as digital systems. Still, a considerable degree of integration will be achieved with linear circuits. The lack of large-value capacitors and inductors is the greatest fundamental limitations to integrated electronics in the linear area.

By their very nature, such elements require the storage of energy in a volume. For high Q it is necessary that the volume be large. The incompatibility of large volume and integrated electronics is obvious from the terms themselves. Certain resonance phenomena, such as those in piezoelectric crystals, can be expected to have some applications for tuning functions, but inductors and capacitors will be with us for some time.

The integrated r-f amplifier of the future might well consist

of integrated stages of gain, giving high performance at minimum cost, interspersed with relatively large tuning elements.

Both approaches have worked well and are being used in equipment today.

Passive integration

sist of integrated stages of gain, giving high performance at minimum cost, interspersed with relatively large tuning elements.



Other linear functions will be changed considerably. The matching and tracking of similar components in integrated structures will allow the design of differential amplifiers of greatly improved performance. The use of thermal feedback effects to stabilize integrated structures to a small fraction of a degree will allow the construction of oscillators with crystal stability.

Even in the microwave area, structures included in the definition of integrated electronics will become increasingly important. The ability to make and assemble components small compared with the wavelengths involved will allow the use of lumped parameter design, at least at the lower frequencies. It is difficult to predict at the present time just how extensive the invasion of the microwave area by integrated electronics will be. The successful realization of such items as phased-array antennas, for example, using a multiplicity of integrated microwave power sources, could completely revolutionize radar.


Smart system integration: BAW, car radar, MEMs oscillators, tuners, ..

2008, Cork, Ireland


RF passive devices for mobile communications




Switchable MEMS capacitors and tunable dielectrics



BAW-filters




Passive integration in SiP front-end power amplifier
esp. integrated capacitors



MEMS oscillators

NXP: Vias and Integrated Passives (VIP) for SIP

Passive and heterogeneous integration charter :



F. Roozeboom et al., *Sol. State Technology* **51**, (May 8, 2008) 38



- High-density capacitors
 - MOS and MIM trench cap arrays for RF-decoupling & filtering
 - Ultralow ESR and ESL
 - Low temperature drift
 - Reduced size
- Trench Li-ion batteries
 - JDA with Philips for autonomous networks
 - Materials for active and barrier layers
- High-value inductors
 - for DC-DC conversion in SIP
- System in Package
 - Fine (and tapered) vias for heat spreading, DC grounding, RF signal and interposing / re-routing
 - Laminate and Si-based
 - Double-sided wafer processing and die-stacking
 - Wafer Level Package
 - Chip-scale

P. Notten, F. Roozeboom, R. Niessen, L. Baggetto, *Adv. Mater.* **19**, 4564–4567 (2007) ;
More in: *Adv. Funct. Mat.* **18**, 1057–1066 (2008)

Capacitance increasing from ~ 1 (planar) to 400 nF/mm^2 (trench)

$$C = \epsilon_0 \epsilon_r A / d$$

$$C = \epsilon_0 \epsilon_r \mathbf{A} / d$$


$$C = \epsilon_0 \mathbf{\epsilon_r} A / d$$

d - thinner dielectrics
(breakdown limited)

A - Porous Si $\rightarrow \sim 25\text{-}30 \times$
- HSG: Hemispherical Si Grain $\rightarrow \sim 2 \times$
- MIMIM.... $\rightarrow \sim 2 - 3$

ϵ_r - medium-k dielectrics : $\rightarrow \sim 1.5 - 15 \times$

Al_2O_3 , HfO_2 , Ta_2O_5 , La_2O_3 - ZrO_2 , nanolaminates, (Ba-)Sr-Ti-O




Outline

- Introduction
 - *'Moore than Moore' vs. 'More Moore / Beyond'*
 - Conventional MOS trench capacitors for decoupling
 - ONO / (poly)-Si stacks
 - NXP Roadmap for 3D System-in-Package (SiP)
 - From MOS to MIM capacitors from ~25 to 400 nF/mm²
- ALD of multiple high-k MIM (TiN / Al₂O₃ / TiN)
 - Growth and processing
 - Structural and electrical characterization
- Concluding remarks


Trench capacitors: *use of 3rd dimension*

$C = \epsilon_0 \epsilon_r \mathbf{A} / d \rightarrow \sim 25\text{-}30\times$ surface with trenches in Si




Capacitor manufacturing

Plasma etching with SF_6/O_2 and C_4F_8 ('Bosch' process)
up to $\sim 30\ \mu m$ depth



Etching of trenches in Si substrate


RIE etching ('Bosch process')



Capacitor manufacturing

Local P-doping of high-ohmic substrate


remaining substrate high-ohmic for further PASSI™ integration



Capacitor manufacturing

'ONO' dielectric:


thermal oxide, LPCVD nitride, LPCVD oxide
5 nm 20 nm 5 nm



Capacitor manufacturing


LPCVD in-situ doped poly-Si

$\sim 0.7 \mu\text{m}$




Capacitor manufacturing

Poly-Si etch



Capacitor manufacturing


Dielectric etch




Capacitor manufacturing


Al evaporation

~1 to 2 μm




Capacitor manufacturing







Capacitor performance (wafer level) MOS




Capacitor performance (wafer level) MOS



Dielectric breakdown and accelerated lifetime testing at 100 °C (wafer level)





Intrinsic operating voltage of 10 V (wafer level)




0.1 % cumulative failure, intrinsic


RF decoupling (die level) MOS



50 Ω transmission line




RF decoupling (die level) MOS




LCR modeling:

	MOS	Discrete
L(nH)	0.038	0.5
R(Ω)	0.145	0.4




Superior, low-loss RF decoupling !!

Devices in RF Modules and *System-in-Package*





Si-based SiP assembly technology

Flip-Chip in plastic package




RF *System-in-Package* Modules commercialized by NXP

1G SiP *Bluetooth* 'plug and play' radio module:
active RF chip integrated on passive die




RF active die
150 μm thick

Decoupling
capacitors



passive die
300 μm thick




Passive 'PICS' die



transceiver
die

lead frame


PICS: Passive Integration Connective Substrate



PICS1: sold in > 300 M SiP devices with high-density capacitors (**25 nF/mm²**)




power amplifier



NXP's Roadmap and PICS Process Capabilities

- **PICS1:** mass volume manufacturing
 - High value decoupling capacitors:
 - **25 nF/mm²**
 - V_{bd} = 32 V
 - Low ESR = 40 mΩ
 - Ultra low ESL < 40 pH
 - Accurate fine value capacitors for RF filtering and decoupling
 - 80 pF/mm², 100 V max
 - ESR = 10 mΩ
 - **Inductors**
 - Up to 50 nH with Q=30
 - **Resistors**
 - Up to 100 kΩ
 - Matching accuracy < 2%
 - **Interconnect**
 - 2 metal layers with fine pitch routing (5 μm)
- **PICS2:** qualified in 2007
 - High value capacitors:
 - **80 nF/mm²**
 - V_{bd} = 15.5 V
 - ESL=50 pH typical
 - **► Thinner ON (16 nm)**



See also NXP's paper 6.3 (H.J Bergveld et al.), on Sept. 25 on inductive down-conversion using « PICS2C » technology (with 8 μm Cu

PICS3: 250 nF/mm² demonstrated

- **► More layers, deeper pores**

PICS4: 400 nF/mm² demonstrated

- **► ALD layer stacks**

Outline

- Introduction
 - *'Moore than Moore' vs. 'More Moore / Beyond'*
 - Conventional MOS trench capacitors for decoupling
 - ONO / (poly)-Si stacks
 - NXP Roadmap for 3D System-in-Package (SiP)
 - From MOS to MIM capacitors from ~25 to 400 nF/mm²
- ALD of multiple high-k MIM (TiN / Al₂O₃ / TiN)
 - Growth and processing
 - Structural and electrical characterization
- Concluding remarks

Stepping up from 25 to 400 nF/mm²

$$C = \epsilon_0 \epsilon_r A / d$$

$$C = \epsilon_0 \epsilon_r \mathbf{A} / d$$


$$C = \epsilon_0 \mathbf{\epsilon_r} A / d$$

d - thinner dielectrics
(breakdown limited)




A - Porous Si → ~ 25 - 30 x
- HSG: Hemispherical Si Grain → ~ 2 x
- MIMIM.... → ~ 2 - 3

ϵ_r - medium-k dielectrics : → ~ 1.5 - 4 x



Al_2O_3 , HfO_2 , Ta_2O_5 , La_2O_3 - ZrO_2 , nanolaminates, (Ba-)Sr-Ti-O.....



HSG: Hemispherical Silicon Grain



Thermal ALD of multiple MIM in high aspect ratio pores



- Al₂O₃ at 380 °C using TMA and O₃ - cycle time: 3.5 s
- TiN at 400 °C using TiCl₄ and NH₃ - cycle time: 1.8 s
- Part of wafers post-dep annealed after each Al₂O₃ layer:
5 mins at 400 °C in O₃ to reduce defects (O-vacancies, etc.)

(Thermal) ALD of Al_2O_3 from $\text{Al}(\text{CH}_3)_3$ and H_2O


Atomic Layer Deposition animation on:

<http://www.cambridgenanotech.com/animation/>


- sequential pulsing of precursors
- self-limiting (ligand exchange)
- purge/ vacuum between all pulses
- step conformal

Stepping up from 25 to > 400 nF/mm² (**world record**):

Excellent step coverage in
High Angle Annular Dark Field ►




High resolution TEM




- sharp interfaces after O₃ annealing
- reproducible layer thicknesses


Electrical connection on capacitor



Bond pads on triple MIM capacitor




Improved leakage for 400 nF/mm² capacitors after O₃ anneal




Improved leakage and breakdown for capacitors after O₃ anneal


Weibull plots indicating reproducible leakage current and breakdown
(35 samples averaged) :



What to expect with future 'high-k' ?



ALD of $\text{La}_2\text{O}_3\text{-ZrO}_2$: potential for $1\text{-}2\ \mu\text{F}/\text{mm}^2$!



La:Zr

1:0


12:1

4:1


1:1

1:4

1:9



Integrated 3D capacitors in Si



Overview of published capacitance densities

* IEEE EDL 29, pp. 740-742, July 2008

Outline

- Introduction
 - *'Moore than Moore'* vs. *'More Moore / Beyond'*
 - Conventional MOS trench capacitors for decoupling
 - ONO / (poly)-Si stacks
 - NXP Roadmap for 3D System-in-Package (SiP)
 - From MOS to MIM capacitors from ~25 to 400 nF/mm²
- ALD of multiple high-k MIM (TiN / Al₂O₃ / TiN)
 - Growth and processing
 - Structural and electrical characterization
- Concluding remarks

Concluding remarks

- Passive integration (3D caps and other passives):
 - Ongoing, for new and future functionalities:
decoupling, filtering, DC-DC conversion in System-in-Package
 - Back-end temperature processing, compatible with CMOS, MEMS, etc.
- Capacitance density $> 400 \text{ nF/mm}^2$ demonstrated with ALD
for TiN / Al_2O_3 multiple MIM stack
- Outlook: $> 1\text{-}4 \text{ }\mu\text{F/mm}^2$ foreseen
 - La-Zr-oxide: $k \sim 32$
 - BaSrTiOx: $k \sim 80$

Recommended literature


- F.Roozeboom, R.Elfrink, J.Verhoeven, J. van den Meerakker and F.Holthuysen, *Microelectr. Eng.* **53** (2000) 581
- F. Roozeboom, R. Elfrink, T.G.S.M. Rijks, J. Verhoeven, A. Kemmeren and J. van den Meerakker, *nt. J. Microcircuits and Electronic Packaging*, **24** (3) (2001) pp. 182-196
- F.Roozeboom, A.Kemmeren, J.Verhoeven, F.van den Heuvel, H.Kretschman and T.Frič, 'High-Density, Low-loss MOS Decoupling Capacitors integrated in a GSM Power Amplifier', *Mat. Res. Soc. Symp. Proc.* **783**, 157-162 (2003)
- F. Roozeboom, A.L.A.M. Kemmeren, J.F.C. Verhoeven, F.C. van den Heuvel, J. Klootwijk, H. Kretschman, T. Frič, E.C.E. van Grunsven, S. Bardy, C. Bunel, D. Chevrie, F. LeCornec, S. Ledain, F. Murray and P. Philippe, 'Passive and heterogeneous integration towards a silicon-based System-in-Package concept', *Thin Solid Films* **504** (2006) 391-396
- F. Roozeboom, A.L.A.M. Kemmeren, J.F.C. Verhoeven, F.C. van den Heuvel, J. Klootwijk, H. Kretschman, T. Frič, E.C.E. van Grunsven, S. Bardy, C. Bunel, D. Chevrie, F. LeCornec, S. Ledain, F. Murray and P. Philippe, 'More than 'Moore': towards Passive and System-in-Package integration', in C. Claeys, J. W. Swart, N. I. Morimoto and P. Verdonck, eds., 'Microelectronics Technology and Devices- SBMicro 2005', The Electrochemical Society, Pennington (NJ), USA ; *Electrochem. Soc. Symp. Proc.* **2005-8** (2005) 16-31
- J. Klootwijk, A. Kemmeren, R. Wolters, F. Roozeboom, J. Verhoeven and E. van den Heuvel, 'Extremely High-Density Capacitors with ALD High-k Dielectric Layers ; ALD Dielectric layers in High Aspect Ratio Macropore Arrays' in 'Defects in Advanced High-k Dielectric Nano-Electronic Semiconductor Devices', (E. Gusev, ed.), Springer, Dordrecht, 2006, pp. 17-28
- F. Roozeboom, J.H. Klootwijk, J.F.C. Verhoeven, F.C. van den Heuvel, W. Dekkers, S.B.S. Heil, J.L. van Hemmen, M.C.M. van de Sanden, W.M.M. Kessels, F. Le Cornec, L. Guiraud, D. Chevrie, C. Bunel, F. Murray, H.-D. Kim and D. Blin, 'ALD options for Si-integrated ultrahigh-density decoupling capacitors in pore and trench designs', 210th Electrochemical Society Meeting, Cancun, Oct. 29-Nov. 3, 2006 ; abstract PR-MS 26.699, 16 May 2006, manuscript PR-MS 27.595, Jan. 3, 2007; *Electrochem. Soc. Trans.* **3** (15), 173-181 (2007)
- J.H. Klootwijk, K.B. Jinesh, W. Dekkers, J.F. Verhoeven, F.C. van den Heuvel, H.-D. Kim, D. Blin, M.A. Verheijen, R. Weemaes, M. Kaiser, J.J.M. Ruigrok and F. Roozeboom, 'Ultra-high capacitance density for multiple ALD-grown MIM capacitor stacks in 3D silicon', *IEEE Electron Device Letters* **29** (7) 740-742, (2008)
- F. Roozeboom, J.H. Klootwijk, W. Dekkers, Y. Lamy, E. van Grunsven and H.-D. Kim, '3D Passive and Heterogeneous Integration Technology Options for System-in-Package', *Solid State Technol.*, **51** (5), 38-47 May 8, 2008

Acknowledgments

- Senter-Novem Project '**INNOVia**', (2005-2008)




- European FP6-programs '**REALISE**' and '**e-CUBES**' (2006-09)



- MEDEA+ '**MAXCAPS**' (2008-11)





Thank you:
Tyndall and you