



# 3D capacitors on silicon with high density pore network and ZrO<sub>2</sub> dielectric films deposited by MOCVD

Magali Brunet<sup>1</sup>, Gérald Leclerc<sup>1</sup>, Emmanuel Scheid<sup>1</sup>, Jean-Louis Sanchez<sup>1</sup>

<sup>1</sup> LAAS-CNRS, University of Toulouse, France.



Karolina Galicka-Fau<sup>2</sup>, Michel Andrieux<sup>2</sup>, Isabelle Gallet<sup>2</sup>,  
Mickaelle Herbst<sup>2</sup>, Corinne Legros<sup>2</sup>.

<sup>2</sup> LEMHE, University Paris-Sud 11, Orsay, France.



P. Kleimann<sup>3</sup>

<sup>3</sup> Institut des Nanotechnologies de Lyon (Lyon)

# Introduction: Context

- Portable electronics
  - Numerous functionalities
  - Miniaturization of DC-DC converters
  
- Passive components (L,C,R): from discrete to integrated solutions
  - Low profile, miniaturization
  - Reliability
  - Cost reduction.
  
- How?
  - Increase of systems operating frequencies
  - New materials, adapted methods of microfabrication




Figure 1. Typical Application Circuit

Converter PWM DC-DC On Semicond.  
step-down [NCP1508] 3mm x 3mm


## ■ Objectives:

- High capacitance density :  $1 \text{ } \mu\text{F/mm}^2$ 
  - Operating frequencies (500 kHz – 10 MHz)
- Power: few watts ( $V_{in} = 5V$ ,  $I_{in} = 1 A$ )
  - Breakdown voltage: 20V
- Efficiency: > 90%
  - Low losses in materials and structures

$$C = \epsilon_0 \epsilon_r \frac{S}{e}$$

## ■ Solutions:

- Increase electrode surface
  - Deep cavities in Si (bottom electrode)
- Use of high-k dielectrics



*Cross-section of silicon cavities  
etched by DRIE*



# Outline


- I. Preliminary results and state of the art
- II. Towards higher capacitance density for 3D capacitors:
  - II.a. Electrochemical etching of dense pore network in silicon.
  - II.b. Integration of high-k material.
    - ZrO<sub>2</sub> material characterization (2D and 3D) -Optimization of MOCVD conditions
    - Electrical characterization (2D) of ZrO<sub>2</sub> films
- III. Conclusions and future work.

CNRS LAAS Laboratoire d'Analyse et d'Architecture des Systèmes

# I. Preliminary results: 3D capacitors

- Fabrication


5 masks process





Pores aspect ratio (h/w) = 25

- Performances:

  - 60 nF/mm<sup>2</sup>
  - $f_{max} = 1\text{MHz}$
  - ESR = 0.6Ω




Antimony doped silicon substrate - 6.5 mΩ.cm



CNRS-LAAS Laboratoire d'Analyse et d'Architecture des Systèmes


# I. 3D capacitors: state of the art



**AR = Aspect Ratio = h/w**

**Dielectric**


O =  $SiO_2$   
N =  $Si_3N_4$






# Outline

- I. Preliminary results and state of the art
- II. Towards higher capacitance density for 3D capacitors:
  - II.a. Electrochemical etching of dense pore network in silicon.
  - II.b. Integration of high-k material.
    - ZrO<sub>2</sub> material characterization (2D and 3D) -Optimization of MOCVD conditions
    - Electrical characterization (2D) of ZrO<sub>2</sub> films
- III. Conclusions and future work.




3 regimes: electropolishing, etching (transition), porous silicon




N-type substrate: Diffusion of minority carrier (holes) towards surface => Reaction with HF



Higher density pore network




- 3D Capacitors
  - $\text{SiO}_2/\text{Si}_3\text{N}_4$
  - Pores :  $w = 1 \mu\text{m}$
  - Aspect ratio = 43



- Comparison Porous Si / Pore network



- **2 µm pitch pore network**
  - Adapted resistivity =  $1 \Omega\text{.cm}$
  - Maximum aspect ratio = 133
  - $260 \text{ nF/mm}^2$  expected (with  $\text{SiO}_2 / \text{Si}_3\text{N}_4$ )
  
- **500 nm pitch pore network**
  - Ebeam lithography
  - Adapted resistivity =  $50 \text{ m}\Omega\text{.cm}$
  - Keeps component at the surface





# Outline

- I. Preliminary results and state of the art
- II. Towards higher capacitance density for 3D capacitors:
  - II.a. Electrochemical etching of dense pore network in silicon.
  - II.b. Integration of high-k material.
    - ZrO<sub>2</sub> material characterization (2D and 3D) -Optimization of MOCVD conditions
    - Electrical characterization (2D) of ZrO<sub>2</sub> films
- III. Conclusions and future work.



LAAS Laboratoire d'Analyse et d'Architecture des Systèmes



## II.b. 3D deposition of high-k material

- High-k material:  $\text{ZrO}_2$  - Polycrystalline material
  - Static dielectric responses :
    - $\epsilon_{\text{tetragonal}} = 40$
    - $\epsilon_{\text{cubic}} = 31.8$
    - $\epsilon_{\text{monoclinic}} = 15$
  - $\Rightarrow$  Necessity to favour tetragonal phase for higher permittivities.
- 3D deposition:
  - Direct liquid injection MOCVD

## II.b. MOCVD system

### ■ Direct liquid injection MOCVD


- Precursors evaporation: 250°C
- Gas carrier: O<sub>2</sub> and N<sub>2</sub>
- Fractionnal injection
- Substrate Temperature : 400°C – 700°C



- Precursors tried:
  - Zr(thd)<sub>4</sub> \*
  - Zr(thd)<sub>2</sub>(O<sup>i</sup>Pr)<sub>6</sub>

\*(thd =2,2,6,6-tetramethylheptane-3,5-dionate)


- X-Ray Diffractogramms -  $\text{ZrO}_2$  on Si(100)



- Tetragonal phase favoured thanks to:
  - Low O<sub>2</sub> partial pressure
  - Low deposition rate (0.6 nm/min) : low injection frequency - low temperature
  - Characterised by smaller crystallites \*
  
- After annealing at 900°C under O<sub>2</sub> :
  - Monoclinic + tetragonal phase

\*L. Rapenne, M. Andrieux, Int Symp.  
EUROCDV 14, ECS, 2003, p. 325

- Influence of temperature on coverage.




- Decrease of surface reactivity with lower temperatures
- Work at temperatures around 500 - 550°C

CNRS-LAAS Laboratoire d'Analyse et d'Architecture des Systèmes


## II.b. 3D deposition - Coverage

- Pores with depth  $h > 10 \mu\text{m}$ 
  - Deposition of  $\text{ZrO}_2$  :  $T = 550^\circ\text{C}$  ,  $P < 100 \text{ Pa}$





CNRS-LAAS Laboratoire d'Analyse et d'Architecture des Systèmes

## II.b. 3D deposition - Coverage



- Constant thickness for aspect ratio > 2

## ■ Leakage current




- Leakage current due to :
  - Extrinsic defects
  - Polycrystalline structure of  $\text{ZrO}_2$
  - Grains boundaries
  - Si/ $\text{ZrO}_2$  interface not controlled

Estimation at 200 mV of  
 $R_{\text{leakage}} = R_p = 0.1 - 10 \text{ M}\Omega$


## II.b. Electrical measurements $\text{ZrO}_2$

### ■ Breakdown voltage

- Structure tested:  $\text{ZrO}_2$  (195 nm) / Pt



## ■ C(V) on silicon substrates at 1MHz



- Shifts due to oxide charges and interface states
- For MIM like structure => increase substrate doping


CNRS LAAS Laboratoire d'Analyse et d'Architecture des Systèmes

## II.b. Electrical measurements $\text{ZrO}_2$



- Frequency behaviour:  $Z(f)$

Impedance analyser HP 4294A

Equivalent model



$$\Rightarrow \epsilon_{\text{ZrO}_2} = 27$$





## ■ Summary

Thickness (nm)	Leakage current density (A/cm <sup>2</sup> ) at 200 mV	Breakdown voltage (MV/cm)	C (nF/mm <sup>2</sup> )	Permittivity
<b>110</b>	<b>10<sup>-8</sup> - 10<sup>-5</sup></b>	<b>2.3</b>	<b>2.2</b>	<b>27</b>

**Theory**  
 $\epsilon_{\text{tetra}} = 40$   
 $\epsilon_{\text{cubic}} = 31.8$   
 $\epsilon_{\text{mono}} = 15$

Sensitivity to monoclinic phase ?






## III. Conclusions / futur work

- **High aspect ratio pores in a dense network**
  - Electrochemical etching / DRIE
  - Validation of capacitors with aspect ratio 133
  - Denser pore network : pitch 500 nm
- **MOCVD of ZrO<sub>2</sub> :**
  - Tetragonal phase favoured
  - Necessity to improve 3D deposition
- **Electrical characterisation:**
  - Leakage and shifts in CV curves show necessity to improve interface chemistry and microcrystalline structure
  - Electrical characterisation of ZrO<sub>2</sub> on 3D structures.
    - Change of phase => change of permittivity ?
    - 3D breakdown voltage ?



# III. Performances





# Acknowledgements

- ANR : French Research National Agency for funding
  - Program JC-JC 06-0081
- Sylvie Schamm, Joël Jaud, CEMES, University of Toulouse
- Karine Isoird, LAAS-CNRS, University of Toulouse
- LAAS Services : clean room, electrical characterization.