GaN-on-Silicon Process Technology

GaN-on-Si Process Featuring GaN MOSHEMT Technology and Integrated Silicon CMOS on 300mm Wafers

> Han Wui Then Components Research, Intel Corporation Session: Wide Band Gap Integration

PwrSOC 2023, Sep 28th, 13:55pm

Contributors: M.Radosavljevic, H.Vora, P.Koirala, M.Beumer, S.Bader, A.Zubair, N.Nair, P.Nordeen, A.Vyatskikh, T.Hoff, J.Peck, T.Michaelos, E.Khora, R.Jordan, R.Nahm, P.Fischer

Wide Bandgap Semiconductors

	Ge	Si	SiC	GaN (AlGaN)	Diamond	hBN
Eg (eV)	0.67	1.1	3.26	3.39	5.45	6.4
electron mobility (cm2/Vs)	3900	1350	700	1900	1900	200
hole mobility (cm2/Vs)	1900	450	20	20	2000	?
electron charge density (e20 cm ⁻²)	>10	>10	0.5	5	~1	?
v _{peak} (10^7 cm/s)	1	0.7	2	2.5	2.7	?
E _{Critical} (MV/cm)	0.15	0.3	3	3.3	5.6	15
Thermal conductivity (W/cm K)	0.6	1.5	3.3-4.5	2	20	21
RF Johnson's FOM = E _{Critical} *v _{peak}	0.7	1.0	29	39	72	?
Power Baliga's FOM = $\mu_n^* E_{Critical}^3$	0.5	1.0	443	1441	4460	5698



GaN is next step up from Si, III-V, SiC

- •3X larger bandgap, 2.5X higher speed than Si
- •High mobility 2D electron gas
- Low contact resistances
- •10X higher critical breakdown field than Si
- •Very efficient in handling high voltages and high-speed signals (RF)

GaN Emerging Opportunities



Components/circuits: DC-DC converters, PAs, LNAs, Power Switches



- GaN opportunities emerging LV (<50V) applications in datacenter and RF
- Emerging LV GaN applications drive need for higher performance GaN and integration
- Intel GaN R&D addresses emerging LV <50V applications

Schottky & pGaN HEMT vs GaN E-mode MOSHEMT

State-of-the-Art

P-GaN JFET E-mode (Power)



Schottky HEMT D-mode (RF)



MOS GaN (scalable)

E-mode MOSHEMT (Power & RF)



- Gate oxide (hi-K), low-leakage
 → transistor scaling to lg30nm
- Regrown S/D
 - \rightarrow low R, small contact areas, high density
- Submicron field plate
 → high voltage, low parasitics
- Research for gate oxide reliability

4

GaN Transistor Process Research at Intel

300mm GaN-on-Si(111) Process



E-mode high-K GaN Transistor

Circuit Research









- - 300mm Si (111) HR substrate
 - High-k E-mode MOSHEMT
 - Schottky GaN HEMT

Power electronics

VLSI '21, '22

Sub-7Ghz Doherty PA

28 – 40 GHz PA, LNA

- Min channel Lg 30nm
- Regrown N+ Source/drain

Backend Metal Interconnect



- 4 Cu metal layers
- Passives: inductor, MIM and TFR

GaN and CMOS Integration



300mm GaN-on-Si Process Uniformity



- 300mm Si (111) HR substrate
- 300mm MOCVD

2000

Rsheet (ohm/sq) Mobility (cm²/V/s) 008 010 000 000

CMOS-compatible processes

Mobility

Rsheet

-50

Radius (mm)

50

-150



L_G=30nm GaN on 300mm silicon is unique in industry



Excellent ON/OFF ratios >10¹⁰, low gate and drain leakages <3 pA/μm

7

High Voltages in Short-Channel Lg30nm GaN Transistors achieved with extended L_{GD} and Field-Plates



 GaN-on-Si process demonstrated with short-channel Lg30nm capable of handling ≥40V

GaN MOSHEMT Power FoM, <50V



Intel GaN has demonstrated excellent FoM <50V

RF Characteristics of E-mode GaN MOSHEMT

- GaN MOSHEMT enables Scaling for short channel lengths, high RF performance
- Convergence of high-performing RF and Power in GaN MOSHEMT



10

intel

Excellent RF performance f_T/f_{MAX} of 130GHz/680GHz

Benchmarks well vs GaN-on-Si as well as GaN-on-SiC technologies



11

Power Electronics Research

- GaN E-mode MOSHEMT
- Co-packaged GaN and CMOS companion die
- 94% efficiency fast switching buck converter
- High current density (9 A/mm2)









RF Circuits Research



intel₁₃

Goal Next is to Integrate GaN with Si CMOS PMOS/CMOS is required for full integration of functionalities

From Multi-Chip Solutions to Single-Chip Fully-Integrated Solutions



CMOS solutions provide higher performance and 10⁵x lower leakage

Integrating CMOS is the only path to >100 logic gates



GaN and Integration of Si CMOS: Process Options

Monolithic Integration by 3D Layer Transfer is the optimal path forward

Low Performance **High Performance CMOS Wfr-Wfr Bonding** 300mm SOI Si (100) CMOS Low Density **Heterogeneous Epitaxy** 1.E-03 V_=1.8V V_=-1.8V 300mm Si (111) 1.E-05 V_D=50m V_=-50m ₹1.E-07 The second second Si (111) 400nn Si (111) PMOS NMOS -1.E-09 Lc=130n L_=130n **Oxide mask 3D Monolithic** 1.E-11 -1.8 -1.2 -0.6 0 0.6 1.2 1.8 V_G(V) 300mm Si (111) Layer Transfer **Poly-Silicon** High (single-crystal) Goa Gate Metal Random High-K Density Grain Gate S/D S/D Gate Ox Hi-K Metal 1.E-03 V_D=-1.2V V_D=1.2V Metal Meta Interconnections Si transistor 1.E-04 -1.E-05 50mV -50m\ between Recrystallized S/D Epi Layer Transferred ₹1.E-07 Poly Si Si Channel Poly-Si **GaN and CMOS** Poly-Si NMOS -°1.E-08 PMOS BOX 1.E-09 GaN transistor L_c=180ni 1.E-10 Oxide -1.5 -1 -0.5 0 0.5 1 1.5 **IFDM '20** V_G (V)

Monolithic Integration by 3D Layer Transfer



A layer of single crystalline Si is transferred from a 300mm Si (100) donor wafer onto the 300mm GaN NMOS device Si (111) wafer.

Single-crystalline Si transferred onto a 300mm GaN wafer



Single crystalline Si



Poly-crystalline Si (example for comparison)



IEDM 2019

18

intel

Integrated Si PMOS transistor on 300mm GaN



(cut perpendicular to gate)



IEDM 2019

Layer transferred silicon channel, matching the expected mobilities of bulk crystal Si(100)



First 3D Monolithic GaN-Si CMOS Inverter



Our Research: Moore's Law meets GaN GaN Transistor Scaling GaN FinFet 3D Integration



Advanced 300mm modules:

- Channel length 30nm
- High-K Gate Dielectric
- Regrown n+ Source/Drain
- Atomic Layer Etch
- MOCVD GaN buffer engrg
- Submicron Field-plates

W_{fin}=25nm Bottom Gate

GaN fin with W_{fin}=25nm High aspect ratio ~7 (This work)



3D Monolithic CMOS Integration

Summary:

- First 300mm GaN on Si substrate (111), high resistivity> 1000 Ω -cm
- First 300mm GaN process compatible with leading 300mm CMOS fab
- Convergence of high-performance RF and Power in GaN MOSHEMT
- Integrated Si CMOS by 300mm 3D layer transfer, enabling CMOS circuitries
- Exciting opportunities for integrated RF, Power delivery and SoC solutions

Thank you!

All product and service plans, and roadmaps are subject to change without notice. Any forecasts of products, services or technologies needed for Intel's operations are provided for discussion purposes only. Intel will have no liability to make any purchase in connection with forecasts published in this document. Code names are often used by Intel to identify products, services or technologies that are in development and usage may change over time. Product, service and technology performance varies by use, configuration and other factors. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Learn more at www.Intel.com/PerformanceIndex and www.Intel.com/ProcessInnovation.

Reference to research results, including comparisons to products, services or technology performance are estimates and do not imply availability. The products and services described may contain defects or errors which may cause deviation from published specifications. Current characterized errata are available on request. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. Statements in this document that refer to future plans or expectations are forward-looking statements. These statements are based on current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in such statements. For more information on the factors that could cause actual results to differ materially, see our most recent earnings release and SEC filings at <u>www.intc.com</u>.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others. This document contains information on products and technologies in development.