PwRSoC 2023

High Frequency Power Conversion for mW and kW

Fraunhofer

Fraunhofer Institute for Reliability and Microintegration IZM

IZM

Prof. Eckart Hoene

Case study: two DC/DC converters operating at highest frequency

50mW driver supply with 100MHz and capacitive potential separation

- State of the art for high side driver supply is a transformer based unit
- Instead two capacitors with 1pF and 1500V blocking voltage are used



11kW DC/DC converter for On board Charger 1MHz:

LLC transformer with low Q, PCB style winding and 4 leg core



IZM

Requirements for a driver supply:

- Low capacitance between primary and secondary
- Low power in idle mode, gate charge additionally when switching
- Low volume integration, target 8 x 6 x 2mm³

Solution presented:

- Energy transfer at highest frequency via 1pF of coupling capacitance
- Class E resonator for signal generation
- Selected diodes for rectification





First setup

- Class E resonator with a 100V GaN switch
- ZVS for low switching losses
- Air coil inductor



Switch State Switch current Switch voltage Inductor current





- Concept works with <u>2,6pF</u> decoupling
- 50 mW @24V, output
- +15 V (15 mW) and -5 V (35mW)





Second setup for less coupling capacitance and avoiding common mode interference

- Transformer as resonance inductor
- Totally unexpected results: <u>47 mW @5V</u>



Resonator coil: commercial SMD...



...with hand wound secondary





Root cause investigation

- The transformer by accident showed a self resonance at 110MHz
- Primary and secondary were weakly coupled due to insulation layer







Root cause investigation

- The transformer behaves like a Tesla transformer and gernerates 10 times higher voltage amplitudes
- Suprise discovery...
- Achieved efficiency 30%







Integration strategy

- PCB integrated transformer without core
- PCB integrated decoupling capacitors
- Some SMD on top -> integration goal achievable









How to design a PCB based solution

Second example of todays presentation











Sine Amplitude Converter (SAC)

- LLC topology
- fixed switching frequency @ resonance frequency
- Resonance tank = $L_{res} + C_{res}$
- Voltage transfer ratio 1:1
- Magnetizing current for Zero Voltage Switching (ZVS)





Special features of IZM Design:

- Switching frequency ~ 1 MHz
- L_{res} = transformer stray inductance
- 4 Leg PCB integrated transformer
 - Alternating flux density in Legs
 - \rightarrow Halved flux density in top and bottom plate
 - \rightarrow Lower core losses
- 1 Half bridge SAC @ each Leg



Transformer core with flux lines (red)



4 Leg Transformer





Special features of IZM Design:

- Switching frequency ~ 1 MHz
- L_{res} = transformer stray inductance
- 4 Leg PCB integrated transformer
 - Alternating flux density in Legs
 - \rightarrow Halved flux density in top and bottom plate
 - \rightarrow Lower core losses
- I Half bridge SAC stage @ each Leg
- 4 SAC stages in series on Primary and Secondary side = SAC
- Series connection of low voltage GaNs (Vds 170V) for lower R_{ds,on}

SAC







Common problems of PCB transformer:

- 1. <u>High coupling capacitance (primary-secondary side)</u>
 - reloading losses due to common-mode voltage
 - EMC aspects (current spikes)
 - OBC: Coupling capacitance acts like PE cap due to high PE capacitance of battery



2. <u>High AC resistance</u> due to Skin- and Proximity-effect \rightarrow high ohmic losses



<u>1. Coupling capacitance :</u>

- $A = \pi \cdot (R_a^2 R_i^2) = 8.8 \text{ cm}^2$
- d = 410µm
- $\epsilon_{r,FR4} \approx 4,7$
- $C_{coupling} \approx \varepsilon_0 \cdot \varepsilon_r \cdot \frac{A}{d} \approx 82 \text{ pF}$
- Layerstack: p-s-s-p
- $C_{coupling_{tot}} \approx N \cdot C \approx 2 \cdot 82 \text{ pF} = 164 \text{ pF}$













2. AC resistance :

Reducing Skin-effect with busbar structure (currents flows in opposite directions)

• Skin depth
$$\delta = \sqrt{\frac{1}{\sigma \cdot \mu \cdot \pi \cdot f}}$$

- $\sigma = \text{electric conductivity copper} (\sigma_{Cu_25^\circ C} = 58 \cdot 10^6 \frac{s}{m})$
- $\mu = \mu_0 \mu_r$ absolute permeability ($\mu_0 = 4\pi \cdot 10^{-7} \frac{Vs}{Am} \mid \mu_{r,Cu} \approx 1$)
- $\delta(f=1 \text{ MHz}) \approx 66 \mu \text{m}$



2. AC resistance : Winding assembly (Proximity effect)



- Winding losses according to the field strength in the winding ($I_{eddy} \sim u_{ind} \sim H$)
- Very high losses if primary and secondary windings
- Transformer winding HF resistance only a bit higher than the DC resistance with optimal
 - Isolation strength between
 - Coupling capacitance is higher



Common problems of PCB transformer:

- 1. High coupling capacitance
- 2. High AC resistance due to Skin- and Proximity-effect
- Investigation of layer stack:

C = Coupling capacitance

Layer Stack	R [mOhm]	R [%]	C [nF]	Capacitance [%]
DC Current	9.19	100		
p-s-p-s-p-s-p-s	11.34	123	13.3	100
p-s-s-p-p-s-s-p	11.49	125	6.65	50
p-p-s-s-p-p-s-s	19.47	211	5.58	42
p-p-s-s-s-s-p-p	19.86	216	3.72	28
p-p-p-p-s-s-s-s	51.41	559	1.86	14

Layer stack: p-s-s-p best compromise for R_{AC} and Coupling capacitance



1st PCB version - Design

- Matlab function: calculates transformer winding dimensions, number of paralleled semiconductors
- Transformer layer stack: p-s-s-p
- Resonance capacitor :
 - dielectric COG due to high switching frequency (1 MHz)
 - Low voltage capacitors: mean $(u_{c,res}) = 0 V$

Half-bridge SAC with active retification



- Resonance caps placed on top layer: C_{res}= 8x 220nF = 1,76 μF
- Required resonance inductance $L_{res}(@1MHz) = \frac{1}{(2\pi f)^2 \cdot C_{res}} \approx 14.4 \ nH$ = stray inductance transformer
- Simplified model for resonance inductance estimation



1st PCB version – Increase of stray inductance

- 300µm distance between primary-secondary increased stray inductance to 1.14 nH
 - Unpractical and still too low stray inductance
- Vicor product : hole inside winding for increased stray inductance :
- Variaton of hole radius dR:

Variation	dR	Matrix1.L(Pri,Pri): Freq(
1	2mm	10.51nH
2	2.25mm	12.41nH
3	2.5mm	14.51nH
4	2.75mm	16.68nH





IZM

PE – Power Electronics @ IZM



1st PCB version – Operation

- 1x LLC stage in operation
- Thermal runaway @ transformer

 \rightarrow 3D-Simulation of transformers AC resistance







1st PCB version in ANSYS







<u>2nd Design: Without Hole</u>



Total losses	L _{res,sim}	C _{res} @1 MHz
1.12 mW	2.78 nH	9.1 μF



Increase of stray field for higher L_{res} + increase resonance capacitors

Current design:

8x 1210 caps: C_{tot}=8 ·220nF=1.76 μF •



3rd Design: Bigger Caps + 0.51mm Core

- 2220 caps: C_{tot}= 5 · 940nF= 4.7μF
- Layer distance between Prim- Sec increased from 100µm to 510µm









7th Design: 6 transformer layer

- New 1210 resonance caps: C_{tot} = 16 · 440nF= 7.04 μ F
- Increase transformer Cu layer from 4 to 6





Transformer turns connected in parallel

Total losses	L _{res,sim}	C _{res} @1 MHz
1.29 mW	4.56 nH	5.5 μF





7th Design: 6 transformer layer

• Unymmetric losses in the paralled turns:



 $P_{v,Mid3} = 71 \,\mu W$



 $P_{v,Mid6}$ = 170 μ W





Slide 27 04.09.2023 © Fraunhofer IZM

7th Design: 6 transformer layer

- Unymmetric losses in the paralled turns: due to current distribution
- $P_{v,Mid2} + P_{v,Mid3} = 132 \ \mu W < P_{v,Mid6} = 170 \ \mu W$



Unsymmetric termination of transformer

compensated termination design



<u>8th Design: Compensated termination</u>





<u>8th</u> Design: Compensated termination





Technische Universität

Optimization validation – 1 LLC stage

Semiconductor EPC2059:

- Number of paralleled Semiconductors = 6
- $R_{ds,on}(v_{GS}=4V; @125^{\circ}C) = 12 \text{ m}\Omega / 6 = 2 \text{ m}\Omega$
- Transformer:
- $R_{prim} = R_{sec} = 1 m\Omega$ $R_{magnetizing} = 2 m\Omega$ ANSYS simulation results
- $\hat{I}_{mag} \sim 10 \text{App} (@80V) \rightarrow I_{rms,mag} = \frac{\hat{I}_{mag}}{2\sqrt{3}} \sim 2.9 \text{ A}$
- Load current RMS: $I_{Load} = I_{DC} \cdot \frac{\pi}{\sqrt{2}} \cdot (1 + 2 \cdot t_{dead} \cdot f_{sw})$
- $P_{cond,sc,tot} = R_{ds,on} \cdot (I_{Load}^2 + I_{rms,mag}^2) + R_{ds,on} \cdot I_{Load}^2$
- $P_{\text{Transformer}} = 2 \cdot (R_{\text{prim}} \cdot I_{\text{Load}}^2) + (R_{\text{magnetizing}} \cdot I_{\text{rms,mag}}^2)$
- P_{tot}(@I_{DC}=15A, 75V) = P_{cond,sc,tot} + P_{transformer} + P_{core} = (5.2 + 2.6+11) W=18.8W
- P_{meas}(@I_{DC}=15A, 75V) = 23 W (Measurement device: Zimmer LMG 671)



Figure 4: R_{DS(on)} vs. V_{GS} for Various Temperatures



Conclusion

- Development of high frequency DC/DC converters becomes extremely tricky due to the requirement of intended design of parasitic effects
- Without support of electromagnetic simulation software there is no chance for optimization
- We developed the design flow to transfer layout data (Altium) efficiently to the simulation tool (Ansys) efficiently
- The achieved solutions are promissing



