



■ ■ **Powering An Intelligent World**

Soh Yun Siah

Vice President

Technology Development, GlobalFoundries

Powering An Intelligent World



1. **Technology MegaTrends**
2. **Markets Driving AI**
3. **Power Delivery in Data Center**
4. **GaN2BCD™**
5. **SUMMIT™**


Powering An Intelligent World



1. **Technology MegaTrends**
2. Markets Driving AI
3. Power Delivery in Data Center
4. GaN2BCD™
5. SUMMIT™

New Golden Age for Semiconductors

Semiconductor Industry Revenue



Source: Statista, IDC Worldwide Semiconductor Forecast Update May 2021

Technology Megatrends


Smart, connected devices




Adoption of AR & VR



Explosion of AI & ML



Data everywhere



Megatrends accelerated or limited by semiconductors

Heavy Computing and AI Market Drivers

Market Drivers

High Performance Data Analytics (HPDA)

Accelerating AI and Digital Adoption

High Performance Servers

Technology Needs

Storage Capacity

Power Consumption

Data Flow

Powering An Intelligent World



1. MegaTrend for AI
- 2. Markets Driving AI**
3. Power Delivery in Data Center
4. GaN2BCD™
5. SUMMIT™

Server Types

Enterprise

Enterprise Servers



HyperScale

Hyperscale Data Center
Cloud Data Center

amazon

Meta



Microsoft



字节跳动
ByteDance

Tencent
腾讯

Alibaba

Baidu 百度

HPC

High End Service
Providers, research
institutes etc

AWS




Google Cloud Platform Live



Microsoft Azure

Growth of Servers

Volume of servers
By type of server, in Munits



- Server Shipment is expected to grow at CAGR 6.9% (2021-2027)
- The biggest segment is expected to be hyperscale data center.
- Hyperscale data center growth is primarily driven by AI accelerator.

Powering An Intelligent World



1. MegaTrend for AI
2. Markets Driving AI
- 3. Power Delivery in Data Center**
4. GaN2BCD™
5. SUMMIT™

Heavy Computing and AI Market Drivers

Market Drivers

High Performance Data Analytics (HPDA)

Accelerating AI and Digital Adoption

High Performance Servers

Technology Needs


Storage Capacity

Power Consumption

Data Flow

Data Center Power Delivery

From Power Distribution Unit





Powering An Intelligent World



1. MegaTrend for AI
2. Markets Driving AI
3. Power Delivery in Data Center
4. **GaN2BCD™**
5. SUMMIT™

Wide Bandgap (WBG) Materials



- Si power devices are approaching the theoretical limit of material property
- GaN has much advantage: Low Specific R_{ON} and high breakdown voltage


GaN and SiC advantages for Power Electronics

Material Properties

Feature	Si	SiC	GaN/Si
Bandgap(Eg in eV)	1.11	3.26	3.42
Peak Electron Velocity (Vsat in 10 ⁻⁷ cm/s)	1	2	2.5
Electron Mobility (u in cm ² /V*sec)	1.5	4.9	1.5
Relative Dielectric Constant (Er)	11.8	10	9.5
Breakdown Field(BV in MV/cm)	0.3	3.0	3.3
Normalized Johnson FOM	1	20	28


- High Bandgap → High BV
- High Vsat → fast switching
- Low Rsp → reduced power losses

Power Market Space




Source: 2018 Yole report on Power GaN


GaN POWER DEVICES: LONG TERM EVOLUTION




Server and Data Centers




GaN enables > 90% efficiency and more than 3x increase in power density, compared to Si MOSFET



Server and Data Centers




- At low voltage, power conversion efficiency generally stuck at 85% since losses worsen as conversion voltage decreases.
- Especially at POL closer to data processing, more compact, higher efficiency and faster switching devices are required .




Heterogeneous Integration of GaN Devices


Discrete



SiP: System in Package



SoC: System on Chip




SiP & SoC: Lower Parasitics and Smaller Form Factor


GaN2BCD™ D2W

- GF demonstrated integrated GaN+BCD solution (GaN2BCD™) through Die-to-Wafer Approach.
- GaN HEMT vs. Si LDMOS
 - Much lower Rsp, lower conduction loss for given area
 - Much higher current capability in given area
 - Lower capacitance, lower switching loss, higher switching speeds
- GaN2BCD vs. package or PCB integration
 - Minimized parasitic inductance and resistance
 - Closely coupled gate drive circuit for minimum ringing, overshoot, etc.
 - Smaller footprint
 - Ability to pre-test complete system at the wafer level
 - Ability to perform wafer-level trimming to adjust BCD circuit to match coupled GaN HEMT
 - Direct sensing of GaN HEMT current, temperature, voltage by BCD circuits
 - Improved temperature cycle reliability (matched CTE of GaN-on-Si and Si BCD)


GaN2BCD™: Application overview



RF: Integration of front-end for mobile devices → reduced footprint, reduced parasitic




Power: Integration of GaN power transistors for AC/DC conversion → higher efficiency and reduced system size




MicroLED Lighting: Integration of GaN LEDs with driver circuit → reduced system size and packaging costs

GaN2BCD™ Integration

BCD Wafer with custom IC design



GF turnkey assembly of GaN die on BCD wafers





Option: Wafer-level test of integrated system




Wafer delivered to customer for singulation, package, test






Customized GaN Power Die



GaN HEMT Integrated 5V-80V boost converter




Process flow to demonstrate DC-DC boost converter



Collaborators:


1. NTU for IC design
2. IME for D2W bonding
3. EPC for GaN HEMT supply

GaN HEMT Integrated 5V-80V boost converter



- High conversion ratio 5V to 80V boost
- Reference IC has integrated silicon 80V LDMOS
- Demo IC has BCD driver integrated with 100V GaN power device
- Output current increase by 10x and efficiency improved by over 20 points

Class-D Audio Amplifier



Layout of CMOS design






Illustration of CMOS+GaN



Packaged product

- Conventional Class-D audio amplifiers:
 - use silicon-based MOSFETs as the switching transistors
 - conversion efficiency limited by the energy dissipated in the large turn-on channel resistance & slow switching process.
- GaN2BCD™ approach:
 - GaN based switching transistors offer much lower channel resistance and faster switching response
 - higher conversion efficiency


Class-D audio amplifier efficiency



Reference	JSSC 2005	JSSC 2011	JSSC 2015	This Work
Process	90nm CMOS	180nm CMOS	55nm CMOS	GaN2BCD 180nm
Switching Freq (kHz)	410	320	2133	781.25
Load (ohm)	8	8	8	8
Efficiency (%)	75	85.5	85.2	91.6


LED integrated IC driver for Phone fFlash Heterogeneous vs. board-level integration

On-board integration



- In most of the LED applications, the LED chips & control IC's are molded into separate package and assembled on board.
- A cable connects control IC and LED
- Two separate packages for LED and control IC = higher packaging cost

On-chip integration



- In the heterogeneous on-chip integration, the LED is bonded directly on top of the control IC
- Eliminates the use of ribbon cable to connect LED and control IC.


Advantages:

- Reduced foot print, Reduced parasitic resistance and packaging costs
- Improved efficiency and performance
- Advanced sensing and control functions

LED integrated IC driver for Phone Flash

Integration Approach

Process flow to demonstrate LED integrated driver for smartphone flash



IC Design of LED Driver (SUTD)





Fab. of LEDs (Luminous)

BCDlite MPW18D1 (GFS)

UBM for CMOS (IME)

LED die-to-wafer bonding (IME)



System-level testing (SUTD)



SG collaborators:


1. SUTD for IC design
2. Luminous for customized LEDs
3. IME for D2W bonding

Demo -LED integrated IC driver for Phone Flash



- Successful demonstration of all design features on LEDD1
- USB control used to enable the LED
- DIP switch to toggle between flash and torch modes
- Torch and flash currents adjustable using external resistors
- Constant LED current maintained over wide range of VDD, LED voltage, and temperature
- Results comparable to commercial LED driver ICs with separately-packaged LEDs



Other Work on GaN to CMOS Integration



Intel, IEDM 2019

- Other approaches of Heterogeneous Integration of GaN to CMOS
- CMOS stacked on top of GaN wafer

3D Monolithic Layer Transfer



Intel, Microwave and Wireless Technology 2023


Powering An Intelligent World



1. MegaTrend for AI
2. Markets Driving AI
3. Power Delivery in Data Center
4. GaN2BCD™
5. **SUMMIT™**

Data Center Power Delivery

From Power Distribution Unit




What is SUMMIT?

(Silicon-based Ultimate Miniature Magnetic Inductors and Transformers)



- Integrated solenoid-type Inductor and Transformer
- A high inductance density
 - Enabled by magnetic-core
- Technology agnostic – on top of any platform
 - Far-BEOL process



SUMMIT 3D-View



top-view with solder-balls on SUMMIT




SUMMIT Layers

Conductor: Cu

Magnetic Core

Any GF Technology

Cross-section along the dotted line



SUMMIT

Far-BEOL “RDL like” Magnetic devices

- Two Cu layers are wrapped around one MAGCORE layer to make a solenoid structure for an inductor
- Multilayer magnetic core for high f operation
- 300mm wafer-level manufactured technology
- 2 manufacturing implementations


Discrete

- Inductor is placed on dummy Si
- Z-Height 200um incl Si substrate
- Can be used for PCB substrate embedding


Integrated

- Inductor is connected to last BEOL layer of Si-Node
- ADK/PDK enablement ongoing for 12LP+, 22FX+, 55BCDL, 28BCDL
- **High integration density for power conversion**


IVR coupled inductor




POL inductor



X-section Summit Integrated




Cross-section View of a SUMMIT



SUMMIT enables Power SoC applications

- SUMMIT to enable Integrated Inductor in Power SoC DC/DC and IVR applications




SUMMIT addresses integration challenges


- Stack height / thickness limitation and increasing switching frequency with increasing integration

Traditional Multi-layer Ferrite Inductor can't get any thinner nor switch faster

Multi-layer Ferrite



SUMMIT solution → Higher switching frequency and thinner form factor



Frequency: 2 MHz 8 MHz > 20 MHz ~50MHz+



Height: < 1 mm < 1 mm < 0.8 mm < 0.6 mm








Thinner, faster.
<0.3mm z-height is game changer, thinner than other silicon die or passives

<https://doi.org/10.1109/TPEL.2012.2198891>





Magnetic-Core for a High L density at a Large Current

- High magnetic permeability material
 - $\mu_r = 730$
 - Laminate to suppress Eddy-current
- Max. current (I_{SAT}) limited by core saturation
 - $B_{SAT}=1.4T$ at $H_K=320e$
- Operating frequency $<100MHz$ as shown in μ_r vs freq. plot



SUMMIT Devices: Single Inductor




- Inductance (L) = 1–500nH
- Q > 15 @ 10-50MHz
- Compared to air-core
 - L increases >25x, Q increases >5x
- Saturation Current I_{SAT} = 0.2A to >3A








SUMMIT Devices: Coupled Inductor, Transformer

- Primary and Secondary windings with $L=1-500\text{nH}$, $Q>15$
- Coupling coefficient $k>0.9$
- Isolation voltage $>1500\text{V}$

Typical circuit implementation




Saturation depends on biasing in BOTH windings



Example design 55BCDL+SUMMIT




DC to DC converter from 1.8V to 1V





Coupled inductor		Circuit Parameters	
L	5.7 nH	f_{sw}	150 MHz
k	0.72	C_{out}	10 nF
R	30 m Ω	R_{out}	250 m Ω

L and R have no frequency dependence
R is at DC, AC loss is ignored

Performance Parameters	
V_{OUT}	1.06 V
I_{OUT}	4.25 A
Output ripple	3.07%
Efficiency	89.9%



Current direction follows the inductor polarity (indicated by the dot in the schematics)



Summary

- To meet optimal power consumption and efficient power deliveries at datacenters, more Power SoC innovation is required to provide sustainable and reliable solutions.
- GaN2BCD™ concept is demonstrated and gives high power efficiency than its existing counterparts.
- A 300mm SUMMIT inductor (Silicon-based Ultimate Miniature Magnetic Inductors and Transformers) is implemented as a monolithically integrated solution for DC/DC or IVR application.

Acknowledgement

- Lawrence Selvaraj, Clarissa Prawoto, Jin Siew Lim, Patrick Rohlf, Lothar Lehmann, Ansar Masood, Martin Weisheit, Holm Geisler, Marcel Wieland, Wolfgang Finger GlobalFoundries Burlington, Dresden and Singapore.
- Mei-Yu Soh, Lulu Peng, Zishan Ali
- Prof. Boon Chirn Chye & team, VIRTUS IC design team, Nanyang Technological University (NTU), Singapore
- Prof. Yeo Kiat Seng & team, IC design team, Singapore University of Tech Design (SUTD), Singapore
- Prof. Siek Liter & team, VIRTUS IC design team, Nanyang Technological University (NTU), Singapore
- Institute of Microelectronics, Singapore
- LUMINOUS, NTU



Thank You



The information contained herein is property of GlobalFoundries and/or its licensors.

This document is for informational purposes only, is current only as of the date of publication and is subject to change by GlobalFoundries at any time without notice.

GlobalFoundries, the GlobalFoundries logo and combinations thereof are trademarks of GlobalFoundries Inc. in the United States and/or other jurisdictions. Other product or service names are for identification only and may be trademarks or service marks of their respective owners.

© GlobalFoundries Inc. 2023. Unless otherwise indicated, all rights reserved. Do not copy or redistribute except as expressly permitted by GlobalFoundries.