
PwrSoC 2023:
Current-Shared Multi-Phase FIVRs with Phase-Shedding-Optimized AC Dynamics

Prof. Hyun-Sik Kim

Circuit Design Research Lab.
School of Electrical Engineering
KAIST, Daejeon, Korea




Outline

- **Introduction to Multiphase FIVR (MP-FIVR)**
- **Current-Shared 400MHz/phase 6-Phase FIVR with Bond-Wire Inductors**
 - Inter-Inductor Current Balancing: PVDS
 - Phase-Shedding-Optimized AC Dynamics
 - DLL-based MPCG for Granular Phase Count Control
 - Chip Implementation and Measurement
- **Current-Shared 200MHz/phase 4-phase FIVR with On-Chip Spiral Inductors**
 - Current-Shared 2-Phase 2L1C Topology
 - 4-Phase 4L2C Topology for Inter-Channel Current-Balancing
 - Chip Implementation and Measurement
- **Summary**


Advantages of Multiphase FIVR (MP-FIVR)

Mobile CPU Power Consumption



Source: M. Halpern, HPCA'16

Multiphase (4-Phase) FIVR Architecture



MP-FIVR's power delivery to large domains

- Heavier loads are efficiently covered by multiple inductors and sub-converters.
- A higher effective frequency ($T_s/4$) facilitates fast DVS and mitigates voltage droop.

Recent Works related to MP-(F)IVR

- ISSCC'22 (Intel) 4nm FinFET
- In-package IND 5nH/phase x 4-PH
- Automatic phase-shedding (APS)

- ISSCC'22 & JSSC'22 (KAIST) 28nm
- Bond-wire 1nH/phase x 6-PH
- I_L -balance / granular PS / AC opt.

- VLSI'22 (KAIST) 55nm
- On-chip spiral 2nH/phase x 4-PH
- I_L -shared 2L1C topology / ICB

- ISSCC'21 (ETH Zurich) 180nm
- On-chip coupled-L 3nH, 2-phase
- EM-coupled class-D LC topology

- ISSCC'21 (Intel) 22nm
- In-package ACI 2nH/phase x 4-PH
- Cross-tile current-sharing

- JSSC'21 (Washington State U.) 65nm
- On-chip spiral 0.85nH, 1-phase
- SIC hybrid topology


Challenges in MP-FIVR: Current-Sharing Imbalance

- Inequal resistance (ΔR_{Eq})


 - Power switch R_{ON}
 - Inductor DCR
- Inductance mismatch (ΔL)

 - Closely-spaced inductors
 - On-chip inductors' PIC* effect
- Duty skew (ΔD)


 - $F_{SW} > 100\text{MHz}$
 - More sensitive to skew



☹ Large output ripple




☹ Hotspot (low reliability)





Source: K.-Y. Hu, A-SSCC'18

☹ Losing benefit of MP-IVR





Challenges in MP-FIVR: Phase-Shedding




- Phase-Shedding **controls** the **phase count** for high efficiency over a wide I_{Load}
- Previous MP-IVRs (ISSCC'22, JSSC'13) support only the **binary # of phases** 😞
 - # of phases = **1 – 2 – 4 – 8** for simplicity of phase division
 - It would be better if the phase-shedding is **more fine-grained** (e.g., **1 – 2 – 3 – 4 – 5 – ...**) 😊

Challenges in MP-FIVR: AC Dynamics with Phase-Shedding



□ Dynamics for wide range of L/C combinations


- For stability, “N = 1” is the worst case.
- If designing C_c based on “N = 1 (the lowest ω_0)”, we can’t exploit the fast-transient response of the multiphase (N > 1) IVR.
- **Phase-shedding-optimized loop design is needed.**




Outline

- Introduction to Multiphase FIVR (MP-FIVR)
- **Current-Shared 400MHz/phase 6-Phase FIVR with Bond-Wire Inductors**
 - Inter-Inductor Current Balancing: PVDS
 - Phase-Shedding-Optimized AC Dynamics
 - DLL-based MPCG for Granular Phase Count Control
 - Chip Implementation and Measurement
- Current-Shared 200MHz/phase 4-phase FIVR with On-Chip Spiral Inductors
 - Current-Shared 2-Phase 2L1C Topology
 - 4-Phase 4L2C Topology for Inter-Channel Current-Balancing
 - Chip Implementation and Measurement
- Summary


PVDS Current-Sharing: Peak-and-Valley Differential Sensing



Peak-Differential Sensing (PDS)



Valley-Differential Sensing (VDS)





□ PVDS magnetizes L_1 and L_2 shortly with C_F for fully-differential sensing ΔI_L

- If $I_{L1} < I_{L2} \rightarrow V_{CF}$ will deviate from 0V and **continuously increase** ($V_{CF} > 0V$)
- If $I_{L1} > I_{L2} \rightarrow V_{CF}$ will deviate from 0V and **continuously decrease** ($V_{CF} < 0V$)
- If $I_{L1} = I_{L2} \rightarrow V_{CF}$ stays 0V

PVDS Current-Sharing: Duty-Cycle Calibration for “ $\Delta I_L = 0$ ”

*NB: normal buck mode w/o PVDS




□ Current-sharing procedure scenario (initially for $I_{L2} > I_{L1}$):

- Through PVDS, V_{CF} continues to increase positively ($V_{CF} > 0$).
- “ $-G_m \cdot V_{CF}$ ” is injected to offset C_{K2} , resulting in the reduced L_2 's duty-cycle (Φ_{P2}).
- As I_{L2} decreases, I_{L1} increases owing to its own regulation ($I_{Load} = I_{L1} + I_{L2}$).
- Finally, I_{L1} and I_{L1} are equalized 😊 with $V_{CF} = 0$ and non-zero offset V_{K2} .



PVDS Current-Sharing: I_L -Balancing Process

I_L -Balancing Sequence with Single C_F






Simulation conditions:

- $V_{IN} = 1.2V$, $V_{OUT} = 0.9V$, $I_{Load} = 0.9A$, $N = 3$ (3-phase)
- $C_F = 4nF$, $f_{SW} = 400MHz/phase$
- ΔL mismatch: $L_1 = 2nH$, $L_2 = 1nH$, $L_3 = 1.5nH$
- Skew mismatch: $D_1 = 90.5\%$, $D_2 = 79.8\%$, $D_3 = 83.9\%$





PVDS Current-Sharing: Non-Ideal Effects of PVDS

- PVDS can distort the inductor current (I_L) profile, influencing power conversion
 - Small ΔV_{CF} is preferred to maximally resemble the normal buck (NB) mode.
 - Distortion of I_L -profile during PVDS also impacts the current-sharing accuracy.
 - Sampling time (T_B) = 200ps (\gg controllable minimum), on-chip C_F = 4nF (reused from C_O)



Power loss is mainly caused by conduction loss via PVDS switch-matrix.

Phase-Shedding: Load Current (I_{Load}) Estimation




□ Load current (I_{Load}) estimator to adjust the phase count (N)


- I_{Load} -estimator samples ΔV_{CF} after PDS or VDS for L_1 , and accumulates it via integrator (V_{Int}).
- $V_{Int} < V_L$ (lower-limit) $\rightarrow N \leftarrow N - 1$; $V_{Int} > V_L$ (upper-limit) $\rightarrow N \leftarrow N + 1$.
- If $V_L < V_{Int} < V_H$, N is kept without change.
- If IDLE is disabled, I_{Load} -estimator adjusts N from 2 to 6 **with an integer-step**.
- Controlling N (**phase-shedding**) maximizes efficiency over a wide load range

Phase-Shedding-Optimized AC Dynamics

- C_o and C_c are adjusted to **fully exploit the speed benefit** of the multiphase ($N > 1$) IVR
 - LUT-based C_c control $\rightarrow \omega_T \times 2.5$ improvement (for $N = 6$)
 - LUT-based C_c control + C_o reallocation $\rightarrow \omega_T \times 14$ FASTER (for $N = 6$)




Phase-Shedding-Optimized AC Dynamics: C_O Reallocation



↓
If $N \gg 1$, a large C_O is unnecessary


□ On-chip C_O Reallocation

- At $N = 1$, total $C_O = C_{OV} (2\text{nF}) + C_F (4\text{nF})$, reducing output ripple.
- When $N \geq 2$, deliberately decreasing C_O to achieve a far higher ω_o . (C_F is reused to PVDS)
- [$C_O = 6\text{nF}$ at $N = 1$] and [$C_O = 0.2\text{nF}$ at $N = 6$] exhibit the same output ripple ($30 \sim 40\text{mV}$).




Phase-Shedding-Optimized AC Dynamics: Result

w/o phase-shedding optimized AC dynamics




w/ phase-shedding optimized AC dynamics




□ N-Optimized Dynamics via C_o Reallocation

- LUT-based (C_c) compensation + variable C_o
- Loop bandwidth (ω_T) is 14x FASTER at $N = 6$. (while maintaining phase margin and ripple)
- **Dynamic On-Chip Reallocation:**
 - $N = 1 \rightarrow C_f$ works as an output capacitor
 - $N > 2 \rightarrow C_f$ is used for PVDS operation




Conventional MPCG for Phase-Shedding Control

- Typical multi-phase clock generator (MPCG) (for **8-phase** IVR)
 - Composed of EIGHT 3-stage counters for $N = 2^3 \rightarrow$ easy way to divide the phase. 😊
 - **Only binary #** of the active phases (e.g., $N = 1 - 2 - 4 - 8 - \dots$). 😞





DLL-based MPCG for Granular Phase-Shedding



□ DLL-based MPCG for granular phase-shedding (e.g., $N = 1 - 2 - 3 - 4 - \dots$)


- In VCDL, time delay (d_i) between OSC_{i-1} and OSC_i : $d_i = T_s/N$ (where T_s = period of OSC_{REF})
- Σd_i -to-V converter sums up all delays and converts it into the DC voltage-domain V_{dSUM} :
if $\Sigma d_i (= d_1 + d_2 + \dots + d_N) = 100\%$, $V_{dSUM} = 0.5V_{DD}$.
- DLL feedback-loop controls the VCDL voltage V_{ctrl} so that $V_{dSUM} = 0.5V_{DD}$.

DLL-based MPCG for Granular Phase-Shedding




□ Varying N (phase count) in DLL-based MPCG

- d_M pulses ($M \geq N + 1$) are selectively masked.
- When changing N , multi-phase clocks are immediately reorganized. 😊
- It is also free from harmonic lock issue. 😊




Chip Implementation






□ Features of the 6-phase FIVR chip

- 28nm (LPP) 1P8M CMOS process
- 400MHz/phase, L (bond-wire) = 1nH x 6
- Total on-chip capacitance = 6nF
- $V_{IN} = 1.2V$, $V_{OUT} = 0.5\sim 0.9V$, $I_{MAX} = 1.8A$



Bond-Wire (BW) Inductors



Parameter	Value
BW diameter	25 μ m
BW height (at center)	100 μ m
BW length	1mm
DCR	90m Ω
ACR (dominant loss)	170mΩ @ 400MHz
Inductance @ 400MHz	0.93 ~ 1.07nH (15% variation)




Measured Transient Responses

□ DVS Response

■ DVS rate = 75mV/ns @ 6-phase





□ Load-Transient Response



Measured load transient responses

	N = 1	N = 2	N = 6
C_O	6 nF	2 nF	200 pF
T_{Settle}	14 ns ($T_{N=1}$)	6 ns ($T_{N=2}$)	3 ns ($T_{N=6}$)
ΔV_{OUT}	0.3 V	0.3 V	0.2 V


@ $I_{Load} = 100 \text{ mA} \rightarrow 1.1A$
 with $T_{Edge} = 1 \text{ ns}$



Demonstrations of Current-Sharing & Phase-Shedding

□ Current-Sharing Effect


- Before PVDS, $\Delta I_L = 10\text{mA}$ under $I_{\text{Load}} = 80\text{mA}$
- After PVDS, $\Delta I_L \leq 1\text{mA}$ (1.25% inaccuracy) 😊



*Measured with external SMD inductors ($L = 20\text{nH}$)

□ Phase-Shedding Control


- $N = 3: I_{L1} = I_{L2} = I_{L3} = 40\text{mA}$ (total 120mA)
- $N = 2: I_{L1} = I_{L2} = 60\text{mA}, I_{L3} = 0\text{A}$



*Measured with external SMD inductors ($L = 20\text{nH}$)


Power Loss Breakdown & Efficiency

Power Loss Breakdown



- Low-Q inductor is a major loss factor ($P_{ind} \approx 60\%$ of total loss) 😞

Power Conversion Efficiency



- Peak 83.7% at $V_{OUT} = 0.9V$, $I_{Load} = 1.3A$
- Fine-grained phase-shedding → any significant drop is not observed 😊
- Power density = $1.23W/mm^2$


Outline

- Introduction to Multiphase FIVR (MP-FIVR)
- Current-Shared 400MHz/phase 6-Phase FIVR with Bond-Wire Inductors
 - Inter-Inductor Current Balancing: PVDS
 - Phase-Shedding-Optimized AC Dynamics
 - DLL-based MPCG for Granular Phase Count Control
 - Chip Implementation and Measurement
- **Current-Shared 200MHz/phase 4-phase FIVR with On-Chip Spiral Inductors**
 - Current-Shared 2-Phase 2L1C Topology
 - 4-Phase 4L2C Topology for Inter-Channel Current-Balancing
 - Chip Implementation and Measurement
- Summary

Current-Shared 2-Phase 2L1C Topology

□ Current-Shared 2L1C Topology



- **2-phase** operation: $I_{L1} = I_{L2} = I_{Load}/2$
→ low conduction loss, reduced output ripple 😊
- **Reduced voltage swing** at the switching node (V_x) as well as the bottom of C_F
→ low dynamic loss with high f_{SW} & large C_{BOT} 😊
- **Intrinsic current-sharing effect** via a series-capacitor (C_F) 😊
- **Wide coverable VCR** = (0.75 ~ 1) and (0 ~ 0.75) 😊



Composed of 4 SWs, 2 inductors, 1 fly-capacitor

*DSD converter also uses the same resources, but it is specialized for large step-down (VCR = 0 ~ 0.25) applications

2L1C Operation for $0.5 < D < 1$



□ When $0.5 < D < 1$, the 2L1C converter covers **VCR = 0.75 ~ 1**

2L1C Operation for $0 < D < 0.5$

Preparing for journal publication




Intrinsic Current-Sharing Effect via Series-Capacitor C_F

Preparing for journal publication

4L2C Topology: Inter-Channel Balancing (ICB) [1/2]

□ Inter-Channel Balancing (ICB) Technique


- Power transfer is cross-swapped between 2L1Cs



4L2C Topology: Inter-Channel Balancing (ICB) [2/2]


□ Non-ICB cycle

- C_{F1} works for L_1 & L_2
→ Balancing $I_{L1} \approx I_{L2}$
- C_{F2} works for L_3 & L_4
→ Balancing $I_{L3} \approx I_{L4}$





□ ICB cycle

- C_{F1} works for L_1 & L_4
→ Balancing $I_{L1} \approx I_{L4}$
- C_{F2} works for L_2 & L_3
→ Balancing $I_{L2} \approx I_{L3}$



Chip Implementation



- Fabricated in 55-nm CMOS process, $V_{IN} = 1.2\text{V}$, $V_{OUT} = 0.7 \sim 1\text{V}$, 200MHz/phase x 2~4 phases
- Three versions: 2L1C w/ on-chip spiral inductors, 4L2C w/ external chip inductors

Design of On-Chip Spiral Inductor

Preparing for journal publication

Measurements

Preparing for journal publication

Demonstration of 2L1C Current-Sharing Effect

Preparing for journal publication

Power Loss Breakdown & Efficiency

Preparing for journal publication

Outline

- Introduction to Multiphase FIVR (MP-FIVR)
- Current-Shared 400MHz/phase 6-Phase FIVR with Bond-Wire Inductors
 - Inter-Inductor Current Balancing: PVDS
 - Phase-Shedding-Optimized AC Dynamics
 - DLL-based MPCG for Granular Phase Count Control
 - Chip Implementation and Measurement
- Current-Shared 200MHz/phase 4-phase FIVR with On-Chip Spiral Inductors
 - Current-Shared 2-Phase 2L1C Topology
 - 4-Phase 4L2C Topology for Inter-Channel Current-Balancing
 - Chip Implementation and Measurement
- **Summary**

Summary

- Multi-Phase FIVR could be an ideal solution for high-throughput SoC power delivery
- Technical challenges in MP-FIVR:
 - Current Imbalance due to different resistance, inductance mismatch, and duty-control skew
 - Binary number of activated phases
 - Different AC dynamics dependent of phase-shedding
- PVDS current-sharing is able to balance inductor currents w/o significant overhead
- DLL-based MPCG adjusts integer-step phase count for granular phase-shedding
 - More flattened high efficiency over a wide load range
- Phase-shedding-optimized AC loop control w/ C_O -reallocation paves a way to fully exploit the fast-transient benefit of the MP-FIVR
- Topological current-sharing technique: 2L1C converter
 - ICB scheme (cross-swapping the power transfer-path) can extend # of phases even in topological current-sharing solution

Acknowledgements

- Thank my Ph.D. student **Jeong-Hyun Cho** for his major contributions on this talk.
- Funding and chip fabrication (28nm) were supported by **Samsung Electronics**.

Thank You!

References

1. Jeong-Hyun Cho, Dong-Kyu Kim, Hong-Hyun Bae, Yong-Jin Lee, Seok-Tae Koh, Younghwan Choo, Ji-Seon Paek, and Hyun-Sik Kim, “A Fully Integrated Multi-Phase Buck Converter with On-Chip Capacitor Dynamic Re-Allocation and Fine-Grained Phase-Shedding Techniques,” *IEEE J. Solid-State Circuits (JSSC)*, vol. 57, no. 12, pp. 3840-3852, Dec. 2022
2. Jeong-Hyun Cho, Hong-Hyun Bae, Gyu-Wan Lim, Tae-Hwang Kong, Jun-Hyeok Yang, and Hyun-Sik Kim, “A Fully-Integrated 0.9W/mm² 79.1%-Efficiency 200MHz Multi-Phase Buck Converter with Flying-Capacitor-Based Inter-Inductor Current Balancing Technique,” *IEEE Symp. VLSI Technology & Circuits (VLSI-C)*, pp. 196-197, June 2022.
3. Jeong-Hyun Cho, Dong-Kyu Kim, Hong-Hyun Bae, Yong-Jin Lee, Seok-Tae Koh, Younghwan Choo, Ji-Seon Paek, and Hyun-Sik Kim, “A 1.23W/mm² 83.7%-Efficiency 400MHz 6-Phase Fully-Integrated Buck Converter in 28nm CMOS with On-Chip Capacitor Dynamic Re-Allocation for Inter-Inductor Current Balancing and Fast DVS of 75mV/ns,” *IEEE International Solid-State Circuits Conference (ISSCC)*, pp. 298-299, Feb. 2022.
4. C. Schaef *et al.*, “A 12 A I_{max}, Fully Integrated Multi-Phase Voltage Regulator with 91.5% Peak Efficiency at 1.8 to 1V, Operating at 50 MHz and Featuring a Digitally Assisted Controller with Automatic Phase Shedding and Soft Switching in 4nm Class FinFET CMOS,” *IEEE International Solid-State Circuits Conference (ISSCC)*, pp. 306-307, Feb. 2022.
5. N. Desai *et al.*, “Peak-Current-Controlled Ganged Integrated High-Frequency Buck Voltage Regulators in 22nm CMOS for Robust Cross-Tile Current Sharing,” *IEEE International Solid-State Circuits Conference (ISSCC)*, pp. 262-263, Feb. 2021.
6. N. Tang *et al.*, “Fully Integrated Switched-Inductor-Capacitor Voltage Regulator with 0.82-A/mm² Peak Current Density and 78% Peak Power Efficiency,” *IEEE J. Solid-State Circuits (JSSC)*, vol. 56, no. 6, pp. 1805–1815, June 2021.
7. A. Novello *et al.*, “A 1.25GHz Fully Integrated DC-DC Converter using Electromagnetically Coupled Class-D LC Oscillators,” *IEEE International Solid-State Circuits Conference (ISSCC)*, pp. 260–261, Feb. 2021.