

# Monolithic GaN – Unleashing the Potential by Integrating Power, Sensing and Control

**Bernhard Wicht** 

Leibniz University Hannover, Germany

PwrSoC 2021 International Workshop on Power-Supply-on-Chip October 26, 2021



#### Introduction

#### **Motivation**







#### The E-Mode GaN Device





- Utilizes high electron mobility of GaN: Small chip area → lower parasitic capacitance → high speed, efficiency, miniaturization, lower system cost
- No junction  $\rightarrow$  no body diode, zero reverse recovery charge  $Q_{RR}$
- >10x lower gate charge Q<sub>G</sub> vs. silicon
- Lateral device: Simpler monolithic integration and packaging  $\rightarrow$  GaN ICs



#### System Integration: The Conventional Approach

GaN + Silicon Gate Driver and Control



#### Some GaN related topics :

- Bipolar / 3-level gate drive
- Integrated buffer caps
- Gate loop inductance

Recent products: LMG341xR050 (TI 2020), MASTERGAN1 (ST 2020)



#### Silicon Gate Drivers for GaN



### Gate Drivers for GaN: High Voltage Energy Storing (HVES)

Integration of the buffer capacitor  $\rightarrow$  smaller parasitics and footprint, fast switching



Increased buffer voltage reduces buffer C and enables on-chip integration

• Example:  $15V \rightarrow 11nC \rightarrow$  well suitable for GaN because of low gate charge  $Q_G$ 

**Driver IC** 

PWR Leibniz Universität Hannover





Full-Bridge for bipolar / three-level driving and stable DC level 

Silicon

(CMOS)

HVES at gate and source for fast on / off transitions 

**MN**<sub>S</sub>

Seidel et al., ISSCC 2017, 2018 [1], [2]



#### Flexible Driver Placement: Large Gate Loop





## **HVES Applied to Large Gate Loop**

- Loop inductance utilized for resonant gate driving
- Fully integrated solution
- Lower overshoot, shorter rise time
- Measurements for 25cm  $\rightarrow$  600nH:





Kaufmann, Seidel et al., CICC 2020 [3]



#### Monolithic GaN Integration







#### Monolithic GaN Integration: Available Devices





#### Monolithic GaN Integration: Opportunities and Challenges



- Monolithic integration: Gate loop inductance  $\rightarrow 0$
- Tracks PVT variations of the driving voltage for the integrated GaN power device
- Limited device types and options, no p-type
- No diodes, neither designed nor parasitic
- Immature technology with poor analog properties (gain, matching, noise)

#### To be addressed on system and circuit level: "learning from the 1970s"



#### Monolithic GaN Integration: System Partitioning

Gate driver and power transistor in GaN  $\rightarrow$  nearly zero gate loop inductance:



#### Xue et al. (Navitas), APEC2017 [4]

Recent products:

- GaNFast<sup>™</sup> Power IC (Navitas 2020) → includes supply regulator
- ePower<sup>™</sup> Stage 80 V, 15 A (EPC 2021) → includes bootstrap rectifier



#### Monolithic GaN Integration: System Partitioning

Full system in GaN:





#### **GaN Gate Drivers**



## Gate Driver without p-Type Device Resistor Pull-Up N-Type Pull-Up



- Large quiescent current
- Nearly rail-to-rail output



- Low quiescent current
- Output GND ... VEN-Vth2
- $\rightarrow$  Bootstrapped EN signal ( $V_{DD}+V_{th}$ ) required for rail-to-rail operation



#### Bootstrapped n-Type Rail-to-Rail Gate Driver



Kaufmann et al., ISSCC 2020 [5], [6]



#### **Gate Driver Toplevel**



- Split pull-up Q2 for quick and efficient turn-on
- Identical rail-to-rail driver for pull-up and pull-down





Gate Driver with Miller-Plateau Tracking



#### **Sensing and Control**

PWR 21 ( Leibniz Soc 21 ( 0 2 Lo o 4 Hannover

IMS Institute of Microelectronic Systems Leibniz Universität Hannover

## **Technology Challenges: Matching**



- Pelgrom's matching law  $\sigma_{\Delta V th} \propto 1/\sqrt{W \cdot L}$  (JSSC 1989) is also valid for GaN
- Much larger mismatch of GaN leads to +/- 200mV Offset



#### Comparator with Autozeroing (all in GaN)



- Input stage
- Common-mode feedback for self-biasing
- Cross-coupled latch
  - Full-swing output stage
     Q<sub>11,12</sub> and R<sub>3,4</sub>

Inspired by Tsividis et al., JSSC 1980 [8]

#### Challenges: Low input common mode < Vth, poor matching $\rightarrow$ offset ~200mV

#### Autozeroing





**φ=1:** Differential pair in unity gain

- Input referred offset sampled on C<sub>1,2</sub>
- C<sub>1,2</sub> additionally used for level shifting to support input common-mode < V<sub>th</sub>
- **φ=0:** Regular comparator operation
- → Switches S<sub>3,4</sub> implemented as bootstrapped n-type transistors



#### Technology Challenges: Voltage Gain



Lack of p-type device:

- Similar intrinsic gain, but GaN has low single stage gain ~ 10 V/V due to load resistor
- High power consumption for slow resistor-transistor logic gates
- Pull-up resistor requires significant layout area



#### **Technology Challenges: Digital Logic Gates**

Silicon: CMOS Inverter



GaN: Resistor-Transistor Logic Inverter (RTL)

Small input capacitance

- $R_{ds,on} < 10 k\Omega$ , but  $R_{bias} > 90 k\Omega (V_{out} < 500 mV)$
- $t_{\rm rise} \sim 10 \cdot t_{\rm fall}$

 $R_{
m bias}$ 

- DC cross current ~60 µA
- Layout: Pull-up area ~ 20x pull-down area

- (relatively) large input capacitance
- $\mu_{\rm n} \sim 3 \cdot \mu_{\rm p} \rightarrow W_{\rm MP} \sim 3 \cdot W_{\rm MN}$
- $t_{\rm rise} \sim t_{\rm fall}$
- No DC cross current
- Pull-up area ~ 3x pull-down area







#### A Monolithic GaN Converter



#### Monolithic GaN Integration: 400V Offline Buck Converter



- Constant current output for LED load
- Hysteretic control:
  - Cycle-by-cycle peak current control
  - 2 Boundary conduction mode
- Asynchronous rectifier



#### Monolithic GaN Offline Buck Converter





#### Monolithic GaN Offline Buck Converter



 Gate driver and high voltage power HEMT



#### Monolithic GaN Offline Buck Converter



- Gate driver and high voltage power HEMT
- Peak current comparator with autozeroing



#### Monolithic GaN Offline Buck Converter



- Gate driver and high voltage power HEMT
- Peak current comparator with autozeroing
- Zero current detection for boundry conduction mode
- Max off timer for startup



#### Monolithic GaN Offline Buck Converter



- Gate driver and high voltage power HEMT
- Peak current comparator with autozeroing
- Zero current detection for boundry conduction mode
- Max off timer for startup
- HV supply regulator for selfbiased offline operation



#### Comparison: Die Micrograph



GaN achieves 1/3 on-resistance using only 1/3 die area



## Comparison: Efficiency over V<sub>in</sub>



GaN implementation achieves higher efficiency under various operating conditions



#### **10-50W Offline Converter Integration Trends**



- 95.6% peak efficiency  $\rightarrow$  highest achieved with fully integrated power stage
- Low component count and small passives  $\rightarrow$  44W/in<sup>3</sup> power density



#### Conclusion - Monolithic Integration in GaN

- Power + sensing + control on one single die
- Eliminates gate loop parasitics
- Tracks PVT variation of the driving voltage for the GaN HV transistor
- Analog properties (gain, matching, etc.) still worse than silicon

## The presented GaN circuits show high levels of integration for compact and efficient high-voltage power supplies

#### Acknowledgement: Thanks to Maik Kaufmann for his contributions



#### References

- [1] A. Seidel and B. Wicht, "25.3 A 1.3A gate driver for GaN with fully integrated gate charge buffer capacitor delivering 11nC enabled by highvoltage energy storing," ISSCC 2017
- [2] A. Seidel and B. Wicht, "A fully integrated three-level 11.6nC gate driver supporting GaN gate injection transistors," ISSCC 2018
- [3] M. Kaufmann, A. Seidel and B. Wicht, "Long, Short, Monolithic The Gate Loop Challenge for GaN Drivers: Invited Paper," CICC 2020
- [4] L. Xue and J. Zhang, "Active clamp flyback using GaN power IC for power adapter applications," APEC 2017
- [5] M. Kaufmann, M. Lueders, C. Kaya and B. Wicht, "18.2 A Monolithic E-Mode GaN 15W 400V Offline Self-Supplied Hysteretic Buck Converter with 95.6% Efficiency," ISSCC 2020
- [6] M. Kaufmann and B. Wicht, "A Monolithic GaN-IC With Integrated Control Loop for 400-V Offline Buck Operation Achieving 95.6% Peak Efficiency," JSSC Dec. 2020
- [7] H. Y. Chen et al., "A Fully Integrated GaN-on-Silicon Gate Driver and GaN Switch with Temperature-compensated Fast Turn-on Technique for Improving Reliability," ISSCC 2021
- [8] Y. P. Tsividis, D. L. Fraser, and J. E. Dziak, "A Process-Insensitive High-Performance NMOS Operational Amplifier," JSSC June 1980
- [9] J. T. Hwang, et al., "A simple LED lamp driver IC with intelligent power-factor correction," ISSCC 2011
- [10] "Single-Stage LED Driver IC with Combined PFC and Constant Current Output for Buck Topology," LytSwitch1 Family Datasheet, Power Integrations, Jul. 2016
- [11] "Reference Design Report for a 40 W Power Supply Using InnoSwitch 3-Pro INN3377C-H301 and Microchip's PIC16F18325 Microcontroller," Power Integrations, Aug. 2018
- [12] S. Bandyopadhyay, et al., "90.6% efficient 11MHz 22W LED driver using GaN FETs and burstmode controller with 0.96 power factor," ISSCC 2013
- [13] E. Faraci, et al., "High efficiency and power density GaN-based LED driver," APEC 2016
- [14] "DER-917, 60 W Power Supply Using InnoSwitch<sup>™</sup>3-CP PowiGaN<sup>™</sup> INN3270C-H203," Power Integrations, Sep. 2020
- [15] L. Xue and J. Zhang, "Design considerations of highly-efficient active clamp flyback converter using GaN power ICs," APEC 2018