



Prospective Applications for PwrSoC

Magnetics and Packaging Technologies

IEEE PwrSoC Corridor Webinar 5th November 2020

Séamus O'Driscoll, PI Integrated Power Systems

seamus.odriscoll@tyndall.ie







Tionscadal Éireann Project Ireland 2040





European Union **European Structural** and Investment Funds



Introduction

Planar inductors for PwrSiP/PwrSoC POL or SoC iVR. Resonant transformers for isolated bias, large step ratio POL Gate Drivers: Isolated power and signal coupling 400 µm substrate ULP Smart Sensor node for IoT embedded toroid 95+% efficient magnetic components, at high frequencies, to cater for deep levels of integration Topologies & Requirements for 4 nH to 1 µH magnetising inductance Systems Perspective: L/mm², $Q_{AC_{LS}}$, DCR, η_{DEVICE} , I_{SAT} , C_{CM} , C_{IO} , $\mu_{A_{DCbias}}$, Near field/flux containment







4 μm films in planar solenoid format (MoS)







Multi-Level Reduces Inductance Value

- case size (2.5 X 2 X 1 mm).
- 2. iVR for SoC inductor: a 100 MHz, 1V8 1V @ 0.5A requires 4 10 nH





1. Typical 5 – 1V8 @ 1A POL for portable device is a 3 MHz Buck converter with 1 μH inductor; typically a multi-layer ferrite chip; 1008

V₁.dt=L.di=N.A_e.dB

Multi-Level reduces *volt.seconds*

 $3-L => \frac{1}{2}$ switch node voltage

3-L => 2 X inductor frequency vs *fs*

3-L => 2 X Duty Cycle – *possibly very useful for effective coupling!*

RL

4-L => 9 X Reduction in volt-seconds and combine with resonant waveshapes => L value reduction to 10 nH demonstrated for a 5 MHz switcher¹

"A 93.8% Peak Efficiency, 5V-Input, 10A Max ILOAD Flying Capacitor Multilevel Converter in 22nm CMOS Featuring Wide Output Voltage Range and Flying Capacitor Precharging", Christopher Schaef et al., ISSCC 2019, Session 8.1"



Solenoid Micro-fabricated Device (SEM, FIB, Photo) Solenoid Micro-fabricated Device (SEM, FIB, Photo)



Top Passivation ILD 2 ILD 1 **Bottom Cu**





Magnetics and Packaging Technologies for PwrSoC Applications



Bottom Metal Cu Top copper to bottom copper via connection Top Metal Cu Dielectric 16 layers CZTB CZTB-AIN laminations -AIN Bottom Cu 16 - 18um Top Copper 14 - 16um Cu Via interconnect 14um ENTERPRISE El "MagPwr" Project CF-2017-0791-P RELAND here innovation means busine



Cobalt Based Thin Film Devices, CZT(B)

4 um

Symbol [Unit]	No core/ Air-core	Ferrite core	Metallic thin film
μ _r	1	15 – 150 _{@ 10 MHz+}	100 - 700 4 un
f _{sw} [MHz]	00	< 12	10 - 200
B _{sat} [Tesla]	8	0.1-0.2 @ 10 MHz+	1.2 – 1.5 @ 10 MHz+
-	Excellent	Incompatible	Compatible

High saturation magnetisation γ

PWR.

- Sputtered Cobalt devices achieve adequate Q_{1S} for 95+% efficient devices over 10 – 200 MHz; 1 – 5 m Ω /nH and 10 -50 nH/mm² $\sqrt{}$
- Best ferrite power devices really struggle above 10 MHz. CZT good to 100+ MHz γ
- CZT devices increase L density by 6X (< \sim 10 nH) and 20X (> \sim 100 nH) over air-core $\sqrt{}$

Magnetics and Packaging Technologies for PwrSoC Applications



Donald S. Gardner et al. (INTEL) Review of On-Chip Inductor Structures With Magnetic Films IEEE TRANSACTIONS ON MAGNETICS, VOL. 45, NO. 10, OCTOBER 2009







2-L 5V @ 30 MHz with 50 nH Inductor

Tyndall fabricated 50nH, 80 mΩ inductor presented at IEEE PwrSoC 2018, [2] P. Podder et al.,

Solenoidal inductors are high Q, because of the "air-gap" portion (excl. adjacent eddy losses). Slightly higher than projected for race-track, [1] Jaime Lopez et al.

Device in 2-L (1- ϕ) Buck Converter @ 30 MHz

3.45 V to 1.45 V @ 0.5 A = 81 %,

Inductor Loss = 4.31%

DCR Loss = 3.4%, AC Loss = 0.91%





Symmetrical 2-Phase Buck Converter A. Thin Film CZTB 50 nH on Silicon B. Murata-Peregrine-Semi PE29102 Driver C. EPC 2040 eHEMT GaN 24mΩ Switches D. Input Capacitors (0306 – low ESL) E. Output Capacitors (0306 – low ESL)



Magnetics and Packaging Technologies for PwrSoC Applications





Qss = 24 @ 30 MHz







 $2 - \phi$ Unit: inductor does not show on heat map



El "MagPwr" Project CF-2017-0791-P

L	50nH	BSAT	1.2T
DCR	125mΩ	ISAT	0.9A
Core Thickness	4 μm	SRF (FMR)	300MHz
Material	CZTB	CSELF	3pF(1GH
CZTB Lamination	250nm	Cu	15µm
Q_ss_peak	24		

Single Inductor Solenoid: Q scaling

Table 1 Design specifications for single and coupled inductors and transformers

Device type	Device	Parameters			
	ID	L [nH]	k12	Footprint	f sw
				[mm ²]	[MHz]
Single	SL1	10.4	-	0.5	40
inductor	SL3	105.7	-	2.1	40
	SL4	243.4	-	4.1	40
Coupled	CL2	53.6	0.7	2.6	40
inductor	CL3	104.6	0.8	4.4	40
Transformer	TX1	103.5	0.9	5.1	30
	TX2	40.2	0.9	2.3	30







[3] P. Podder et al., Tyndall, Chor Shu Cheng et al., Global Foundries



Magnetics and Packaging Technologies for PwrSoC Applications

Figure 2 Fabricated devices a) Transformer, b) Single inductor, c) Enlarged view of cobalt-alloy based laminated core enclosed by copper traces in solenoid construction. d) SEM of the fabricated micro-inductors cross-section.



- *J***______** scales inversely with N or √L
 - a nice property!
- $L/DCR \sim 0.25 \text{ nH/m}\Omega$
 - ~1.5% inductor DC loss for Tyndall 100 MHz 4 nH L on 28 nm CMOS
- Energy storage density is quite good and may have thicker films (2-3X 28 nm power bridge size)
- Planar solenoids are quite a high Q structure











2-Phase Inverse Coupled Inductor



PWR

• Reduces DC/ AC fields, size, ripple, increases L_{SS} , increases I_{SAT} , improves ΔV_{TR}

[4] Youssef Kandeel, NUIG, et al., APEC 2019

Magnetics and Packaging Technologies for PwrSoC Applications



Considering SoC iVR and wide-input-range general purpose battery powered POL

Thin Film Solenoids – Other General Observations

 Q_{ls} remains flat or increases slightly with increasing DC bias $\sqrt{1}$

Generally Q_{ls} remains high (>13 device Q) up to $I_{AC pk}$ > 50% I_{SAT} For some lower inductance devices, $Q_{ls} > 80\% Q_{ss} @ I_{AC pk} = I_{SAT}$

PWR

Magnetics and Packaging Technologies for PwrSoC Applications



- Practical, high-Q, inductor density (L/mm2) = X6 over air-core (tf-solenoid) for ~10 nH and X25 over air-core for ~ 100 nH $\sqrt{}$

Thin Film magnetic Layers on PCB



Fig. 6. (a) AFM results for BCB spun onto PCB before any deposition of magnetic material, (b, c) *B-H* loop and high frequency permeability for Ni₄₅Fe₅₅ deposited on BCB spun on to PCB (with O₂ treatment) respectively.

 $Ni_{45}Fe_{55}$ Properties similar to on-silicon if pre-treat. Average roughness, Ra = 23 nm (PCB) vs 0.4 nm (Si)

This enables electroplated or sputtered films to be deposited on PCB with good high frequency properties

[5] Zhara Ghaferi et al., Tyndall. EU H2020 "GaNonCMOS" <u>www.ganoncmos.eu</u>



Magnetics and Packaging Technologies for PwrSoC Applications







PwrSiP: Multi-Layer CZTB in Flip Chip PCB

Solenoidal inductor device design Enables 70 – 150 um Cu thickness Retains high Q at 40 MHz (Q= 23) Cost effective Flip Chip approach No via drill holes, Good DCR











[6] Declan Jordan et al. Tyndall 2 X 2.8 mm CZTB film



Magnetics and Packaging Technologies for PwrSoC Applications



Shape into Magnetic core

for permeability test.

Film structure of CZTB stacks

Layers	2
Layer Thickness	2 um
Layer Separation	2 um

Embedded Tyndall laminated film has passed reliability trials in GaNonCMOS program







Co-sputtering SiO₂ and CZTB

- Increases Q small signal >> 100 @ 300 MHz
 - (single layer films have very high μ and Q)
- Maintains well-aligned uniaxial magnetic anisotropy
- P CZTB-SiO₂ increases to 224 $\mu\Omega$ cm to allow higher lamination thicknesses (< skin depth)
 - Fewer laminations, lower cost

PWR

- Enables an additional control handle over permeability.
 - High frequency power ferrites achieve low loss by reducing μ_r to 15-50 range.
 - Potential advantage for closed-core (race-track)

Magnetics and Packaging Technologies for PwrSoC Applications



1500 SIO,-0 W SIO -100 W 1000 SIO -200 W SIO ,-250 W H." 1000 250 $\mu_{\mathbf{r}}$ MHz 1000 100 500 1000 100 10000 10 f(MHz)

FIG. 8. The high-frequency permeability (μ_r) response of the CZTB–SiO₂ composite films deposited at different powers of SiO₂. The inset presents the imaginary part (μ'') of the films.

SFI No. R17121 "Adept" Project

[7] Darragh Cronin et al., Tyndall

November 5th 2020

12

Energy Harvesting, Ultra Low Power IoT Sensor Node

Majority of ULP PMICs are *Boost* and the inductor value/size is relatively huge.

 $> 10 \mu$ A minimum average current and smaller cycle ripple peak currents (10 -100 mA pk.) $=> 10 - 22 \mu H L value$ Require low DCR for low voltage driving of the current ramp-up v(t) = R.i(t) + L.di(t)/dt

The topology for ULP requires development!

For now we will look at the cold-start challenge.

Ultra Low Power (high Rs) is desirable; 3 uW+ is commercially available (www.e-peas.com)

Ultra Low Voltage (for TEG) is desirable; 20 mV+ is commercially available



Magnetics and Packaging Technologies for PwrSoC Applications







Commercial Low Voltage Cold Start



 f_0 recommended 10 – 100 kHz

Resonant 1:N coupled-inductor is relatively huge at 6 X 6 X 3.5 mm

https://www.analog.com/media/en/technical-documentation/data-sheets/LTC3108.pdf



Magnetics and Packaging Technologies for PwrSoC Applications





4:40 tf-MoS Meissner Oscillator based:



	100 Hz	15 M
Lm [nH]	4	
L1_leak [nH]	4	
L2_leak [nH]	100	
Rm [Ohm]	0.001	
R1_leak [Ohm]	0.049	
R2_leak [Ohm]	0.8	

Meissner Oscillator [12]

• 180 nm CMOS *simulation* using measured S Parameter Model:

14 MHz = **f**₀ 4.2 mA lin @ 30 mV (SCH) 200 X 100 um Dep. Device k ~ 0.65





Magnetics and Packaging Technologies for PwrSoC Applications



ansient noise simulation with TEG internal resistance = 0.5 Ohm; 10 iterations

Feature	Dimen
Cu trace width	80 um
Cu trace thickness	16 um
Via diameter	100 un
Bond-pad diameter	160 un
Die size after dicing	4 × 5.2
Die size before dicing	4.6 × 5 mm ²

ENABLES EU H2020 Grant No. 730957









PCB Embedded Tx Meissner Oscillator



- 180 nm *simulation* (nn5 128x120um) using characterised device model for 1:95 Tx, 100 um film
- I_{MAG} = 2mA, lin = 6.6 mA, 7.5 MHz, Vin= 15mV (SCH)
- Standard PCB Design Rules, 35 µm Cu
- 3M EM15TF ferrite sheet; $\mu_r = 150$
- Very large path length, l !
- Single 3M film gives 5 X L_{MAG} and 3 X Size vs MoS PWR. Magnetics and Packaging Technologies for PwrSoC Applications





ENGRES EU H2020 Grant No. 730957



1:1 MoS Gate Driver Signal Tx (MoS GD Tx)

- **IEC950**)
- 10 V.ns application, 40 nH L_{MAG}
- 48 to 1 V POL

PWR

- Multi-Level Converters with 20 200 V cells
- Primary bridge drives for wireless power transfer
- Resonant bias supplies
- Secondary-side SR drives
- Measured Tx parameters match FEM simulated

[8] Z. Pavlovic, Tyndall, et al. EU H2020 "GaNonCMOS" www.ganoncmos.eu

Magnetics and Packaging Technologies for PwrSoC Applications



Galvanic Isolation 1 - 5 kV for Primary-Side/Functional Isolation (Operational Insulation per

Signals and isolated bias for flying Gate–Driver/Control Telemetry in the Smart Switch Application



Parameter Values Swtching frequency (fsw) [MHz] 20 39.3 Magnetizing inductance (L11) @ fsw [nH] Coupling coefficient (k12) 0.83 DC resistance (R_{DC}) [mΩ] 310 Quality factor @ fsw 13.7 • Si-oxide base thickness [µm] 1 10.76 Parasitic capacitance (C12) [pF]



Simulated for 130 nm CMOS

November 5th 2020

Table 2 Summary of FEM simulation results



8
5
3.68



Characterisation of Substrate Embeddable Materials

Q *lsic* Large signal in-converter Q.

Particularly elucidating regarding intrinsic material capacitances, HF magnetic loss damping, EMI impact, B-H loop tracing,...



PWR

[9] R. Murphy, Tyndall, et al., G. Weidinger et al., AT&S, EU H2020 "GaNonCMOS" www.ganoncmos.eu

Magnetics and Packaging Technologies for PwrSoC Applications





November 5th 2020



Ferrite in post

V_L (green), I_L (purple) $V_{L}*I_{L}$



Metal sheets in resin









Commercial Magnetic Materials AT&S Characterisation & Embedding Qualification

"GaNonCMOS" program with AT&S: a variety of new materials are emerging, which are suitable for embedding and exiting reliability trials

- Sintered ferrites (some are parylene coated)
- Ferrite loaded epoxies, polymers
- Magnetic particles in polymer
- Laminated metallic strips in polymer
- Flex sheets with ferrite powders
- Embedded Tyndall thin film CZT(B)

Some materials will marginally advance the 9 MHz **Performance Factor** achieved by low permeability ferrite, Alex Hanson et al. in 2016 [10] – these still appear to be ferrite based!

Magnetics and Packaging Technologies for PwrSoC Applications

Institiúi

www.ganoncmos.eu



Fig. 4. Inductors using ungapped toroidal cores of Fair-Rite 67 material [10] Alex Hanson et al., $\mu_r = 40$





Embedded 6:1:1 LLC Transformer Design

300 nH L_{MAG}, 30 nH Leakage Resonance, 95% target at 10 MHz, 2.5A DC output.

Embedded commercial material, 3M15TF, achieves large signal Q = 20 at 10 MHz

Up to 4 sheets of 0.1mm film compatible with standard PCB core thickness

LLC design comprises 5 V rated SR's and GaN primary switches all driven by MoS GD Tx

PWR 20 Magnetics and Packaging Technologies for PwrSoC Applications





LLC Transformer modelled in Maxwell with Large signal material-in device measured Q = 20 at 10 MHz, 17 mT.

WP = brown, WS = pink, green

Device dimensions Lai (nH) (nH) (mΩ) $(m\Omega)$ $(m\Omega)$ (nHQ)13 15 285 1263 0.3 1.7 Design 1 OD = 18 mm 7x 100um 3M, 35um Cu H = 1.5 mm OD = 23 mm 13 24 285 975 0.3 1.4 Design 2 4x 100um 3M, 35um Cu H = 1 mm OD =22 mm 68 80 935 7.3 9.5 Design 3 247 4x 100um 3M, 35um Cu H = 0.5 mm



EU H2020 "GaNonCMOS" www.ganoncmos.eu







Vertical Inductors Array for SoC iVR



PWR





Vertical Interconnect



Magnetics and Packaging Technologies for PwrSoC Applications



 $B_{sat}l$

Νμ

- Increasing pillar aspect ratio (& L value) adds value for high phase count
- 6 A/mm² area match-up with 28 nm CMOS VR power switching bridge
- High Saturation Current (N=1) I_{sat} =

¹ series, ² parallel

Other TSV inductor systems, N>=1

Types ter	Solenoid (2D)	Adept 3D (Aircore)	Existing TSV Inductor [11]	Adept 3D Inductor	SMT 0402- 0805 CHIP INDUCTOR ³
ctance nsity 'mm ²)	15	3.5	91	32 ¹ 4 ²	53
DCR(mΩ)	0.6	0.16	0.002	5.24	0.61
t Density /mm²)	<1	*	1	0.75 ¹ 6 ²	1.23



Design Space Study

C. O' Mathúna et al., Science Foundation Ireland ADEPT Project –2017-2020



Tyndall Vertical Inductors Array



C. O' Mathúna et al., Science Foundation Ireland ADEPT Project –2017-2020



Magnetics and Packaging Technologies for PwrSoC Applications



~3 nH/pillar

Designed for Tyndall (<u>www.mcci.ie</u>) 28 nm iVR; 4nH , 0.75ADC per phase, 0.125 mm² power switch



1 X 1 mm 28 nm PMIC test-chip with PN Buck for 88%, 100MHz, 0.75A per 0.125mm² block







Conclusions

The laminated thin film CZT(B) planar solenoidal inductor offers a high Q (95+%) inductor solution over 10-100+ MHz

> 6X inductance density improvement over air-core for 10 nH +

Inductance density and L/R ratio improve with scaling for higher phase count

low DCR & relatively *high L_{MAG}* & *10 – 100 MHz* inductor devices

High frequency transformer (higher permeability/L_{MAG}) based applications such as LV cold-IoT.

The vertical inductors array could offer attractive parameters such as I_{SAT}, DCR in packaging systems which exploit 3-D PWR _ Magnetics and Packaging Technologies for PwrSoC Applications



- Solution size reduction with inverse-coupling and multi-level for optimum duty cycle set
- PCB/Substrate/Interposer embedding of *stacks* of laminated thin films offers the prospect of
- start and resonant bias appear well suited to PCB embedding or tf-MoS for areas such as EH



Acknowledging

Paul McCloskey, Cian O'Mathúna, Michael Hayes, <u>www.mcci.ie</u>

GaNonCMOS project partners, <u>www.ganoncmos.eu</u>



Magnetics and Packaging Technologies for PwrSoC Applications









References

PWR

Power Supply on Chip," in 2018 IEEE 19th Workshop on Control and Modeling for Power Electronics (COMPEL), pp. 1–6, IEEE, 2018.

PwrSoC 2018

Electronic Systems; Berlin, Germany. March24-26th, 2020

Converter", Youssef Kandeel, NUIG, et al. APEC 2019



- [1] J. Lopez, C. Fernandez, P. Zumel, S. O. Driscoll, and C. O'Mathuna, "Integrated inductor optimization for
- [2] "Electrical Characterisation of Thin Film CZTB Solenoid Inductors for PwrSiP", Pranay Podder et al. IEEE
- [3] "Ultra-low loss integrated magnetics platform for high frequency power delivery networks", Pranay Podder et al., Tyndall, Chor Shu Cheng et al., Global Foundries, 11th International Conference on Integrated Power
- [4] "Comparison of Coupled vs. Non-Coupled Microfabricated Inductors in 2W 20MHz Interleaved Buck
- [5] Zhara Ghaferi et al, "Characterization and enhancement of magnetic performance of electrodeposited Ni45Fe55 on PCB for high frequency application", Journal of Magnetism and Magnetic Materials (2020)



References

PWR

[6] D. Jordan et al, "High Q-Factor PCB Embedded Flip-Chip Inductors with Multi-Layer CZTB Magnetic Sheet for Power Supply in Package (PwrSiP)", DOI 10.1109/JESTPE.2020.2983125

[7] D. Cronin et al., "Soft magnetic nanocomposite CoZrTaB–SiO2 thin films for high-frequency applications", J. Applied Physics (2020)

[8] "Thin-film Magnetics-on-Silicon Integrated Transformer for Isolated Signal and Power Coupling Applications", Zoran Pavlovic et al., 11th International Conference on Integrated Power Electronic Systems; Berlin, Germany. March24-26th, 2020

et al., Gerald Weidinger, AT&S, 11th International Conference on Integrated Power Electronic Systems; Berlin, Germany. March24-26th, 2020





[9] "PCB Embedded Toroidal Inductor for 2MHz Point-of-Load Converter", Ruaidhrí Murphy, Tyndall



References

[10] "Measurements and Performance Factor Comparisons of Magnetic Materials at High Frequency ", Alex Hanson et al., IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 31, NO. 11, NOVEMBER 2016

[11] H. K. Krishnamurthy et al., "A Digitally Controlled Fully Integrated Voltage Regulator With 3-D-TSV-Based On-Die Solenoid Inductor With a Planar Magnetic Core for 3-D-Stacked Die Applications in 14-nm Tri-Gate CMOS," in IEEE Journal of Solid-State Circuits, vol. 53, no. 4, pp. 1038-1048, April 2018, doi: 10.1109/JSSC.2017.2773637.

[12] "Fully Integrated Ultra Low Voltage Cold Start System for Thermal Energy Harvesting", Preetinder Garcha, Master of Science in Electrical Engineering and Computer Science at the MASSACHUSETTS INSTITUTE OF TECHNOLOGY June 2016









Background – A Design Space Exploration

L-density and L/DCR vs Cu width and footprint



For increasing Cu trace width, Inductance density decreases (i.e. inductor footprint increases) at a faster rate than the increase in the L/DCR ratio.



GaN Summer School Ghent





