


# New Generation Power Packaging Technology

IC Embedded Substrate Solution for Advanced Package/SiP

Presented by : Chien-Fan Chen

2018/10/17



### Content

- Interconnect Evolution
- ASE Embedded Solutions & Applications
- Future Trend & Demand
- Summary








Interconnect Evolution





### Interconnect Evolution



- Embedding chip into substrate, and electrical contacts to the embedded chips by drilled & metalized vias.
- By mounting passives and packages on such substrate to form a SiP Module.





### **Benefits of Embedded Solution**

### Miniaturization & Design Flexibility

- Embedded chip enables more space for other components or shrinks overall solution
- Design flexibility now shifts from 2D to 3D

### Improved Thermal & Electrical Thermal Performance

- Shorter interconnections reduce parasitics minimizes distortion and power loss
- Lower electrical & thermal resistivity in package improves power performance

### **Improved Reliability and Mechanical Stability**

High mechanical system stability due to stable Cu interconnections.

# Main Drivers of Embedded SiP Module

**Miniaturization** 


**Enhanced Performance** 

**High Integration** 

# ASE Embedded Solutions & **Applications**








# **SESUB**

Semiconductor Embedded in Substrate





# a-EASI

Advanced Embedded Active System Integration

### What's SESUB?

#### **SESUB = Semiconductor Embedded in SUBstrate**






- SESUB technology had been proven a mature technology
- Transferred SESUB technology from TDK and production in a panel form of 512x408 mm<sup>2</sup> (2X) with cost benefit
- IC wafer grinded to 50um (min.) and embedding in resin substrate
- Thickness normally 4L 250um (Max. 280um)
- Multiple dies (Max. 4 to date) could be embedded



## **Embedded SESUB SiP Module Benefits**


#### **PCB Miniaturization**


- Average Package Body Size Shrink of >40%
- Top and Bottom surfaces of substrate free for other components (Maximizing Component Surface Area)




### **Improved Heat Dissipation**

- Reduction of Insulate Materials to PCB
- Allows Top Side Surface for Heat Distribution
- 7-15% usually seen for standard designs











#### **Mechanical Robustness**

- Highly Reliable Copper Interconnections (No Solder)
- Weibull Plots Show > than 200 Drop to 1st Fail



### **Improved Electrical Performance**

Short Cu Connections Improve Parasitic and Distortions







# **SESUB Existing Major Applications**


#### **Data Center**

- Power Convertor
- Optical
- Memory
- Controller



#### **Automotive**

- Image Sensor
- Radar
- Infotainment



### **Smart Phone**

- **Power Management -**
  - Wireless Charge -
    - WIFI/BT -
    - AR/VR/MR -



**5G** -

AI-



### **Sensor & Optical**

- HRM -
  - PD-
- **Controller -**












### What's a-EASI?

### **aEASI** = Advanced Embedded Active System Integration




- Utilizes Mature Organic Substrate Process Modified to Meet High Power Applications
- Hybrid Power Package Combining Lead frame & Substrate Technologies
- Good Current Capability- ~60A (Integrated Power Stage Example), ~ 1.9W/mm²
- 300um thick Copper Heat Spreader/Electrical Pad (Back of Die)
- Deep Full Filled Vias to Die ~ 130um Diam
- Ultra Low Resistivity Die Attach Interface





### a-EASI Cu Interconnect Highlights

#### \* Design for power devices



- Thick Cu RDL (32 um).
  Minimize turn on resistance.
- Prepreg material provide
  >2.5KV breakdown voltage
- 50um via diameter (Equal to 4 x 1 mil wire bond in conductor area)
- Cu to Cu interface.
  Minimize reliability risk in high current density condition

# **ASE Embedded Solution Comparison**

Solution	SESUB	a-EASI
Structure		Lead frame
Base	Organic core & Pre-preg	Lead frame
Pinout	BGA/LGA	BGA/LGA/QFN
Package size	200+ (mm²)	<50( mm <sup>2</sup> )
Thermal	Good	Excellent
lOs	Up to 1000	Up to 100
Power	<20+ (W)	1000+(W)
Application	PMIC, Audio, Sensor, Optical, Connectivity, MCU, FEM, Memory, Image module, etc.	MOSFET, Regulator, DCDC, IGBT, power modules, etc.









Future Trend & Demand






## **SESUB**













# **SESUB**















 Board assembly simplification and X-Y dimension reduction could be enabled by embedded die architecture.







# **Targeted Application Domain**








# Summary











Offer All Manufacturing Service to Customer







# **Thank You**

www.aseglobal.com