


## INTRODUCTION


### Miniaturization of power-supply




Conventional

3D stacked Power-SoC

### Advantages



### Challenges




## SIMULATION RESULTS

### Impact of h-BN and TSV for heat dissipation performance

#### Conditions

- The heat source is  $Si_1$  layer
- $Si_1$  layer is 473K
- The material of  $Insulator_1$  and  $Insulator_2$  is  $SiO_2$




The temperature of heat source is about 70K lower.

Center temperature of heat source ( $Si_1$ )

- Heat exhaust is the most improved when h-BN is used as both insulators.
- TSV can suppress temperature increase 10-20K.

### Dependence of the temperature of the 3D power-SoC on position of the heat source




(a) heat source ...  $Si_1$

(b) heat source ...  $Si_2$

- Temperature of (b) is higher because  $Si_2$  layer as a heat source is covered with  $SiO_2$ .

## SIMULATION

### Structure



SOI structure model

TSV inserted model


### Thermal conductivity of the materials

Material	Thermal conductivity [W/(m · K)]	
Si	145	
$SiO_2$	1.38	
h-BN *	Vertical	2
	Horizontal	390
TSV(Cu)	398	

\*References: [1] I. Jo, et al., Nano Lett., 13, 550-554, 2013.

[2] S. M. Kim et al., Nature communications, 6, 8662, 2015.

### Dependence of the breakdown voltage on the impurity concentration in drift region



The same breakdown voltage and on-resistance

- The relative permittivity  $\rightarrow SiO_2:3.9$  h-BN:4.0
- Using h-BN does not degrade the breakdown voltage and on-resistance

## CONCLUSIONS

- Heat dissipation performance is improved by h-BN based 3D stacked power-SoC with TSV.
- Heat source should implement lower Si layer.