



Resonant & Multimode SC Converters:

Power Management in the mm³ Regime

Jason T. Stauth, Assistant Professor (jason.stauth@dartmouth.edu)







IEEE PowerSOC, October 5, 2016

Outline

- High-density DC-DC conversion
- Hybrid/Resonant Topology Overview
- Generalized output impedance modelling for N:1 resonant topologies
- Multimode operation
- SC/ReSC power loss minimization & comparison
- Example: 12V → 3.7V Quasiresonant Series-Parallel Converter
- Conclusion

High Density DC-DC Converter:

Key → *Reduce passive component volume*





Strategy 1: Increase frequency

- Smaller inductor, capacitor
- Increase in frequency dependent losses (winding, core, gate drive etc.)
- Strategy 2: Change Architecture
 - Reduce inductor ΔV
 - Multi-level or multi-stage converter
 - Possible double efficiency penalty
- Do Both?

Switched Capacitor Perspective



Accessing this energy density costs power



- Only switches and capacitors
 - Simple full integration in standard CMOS
- Capacitors have much higher energy density than inductors
- Stacked devices enable high voltage with low voltage process
- Achieve higher device utilization FOM¹
- Inherent charge sharing loss
- Difficult Regulation
 - Reconfigurable Architectures
 - Lossy linear regulation

Hybrid/Resonant SC Converters

(Concept can be generalized to many topologies)



e.g. FCML [1, 3], Series Parallel [2], Fibonacci, Dickson [3]

[1] Meynard PESC '92
[2] Schaef APEC '17
[3] Lei et al & Pilawa
APEC '16 & TPEL '15

- Leverage high active device utilization (same as SC)
- Soft charging or resonant energy transfer (reduce charge sharing loss)
- Potential for higher utilization of capacitor energy density (larger voltage swing allowed)
- SC front end → lower V-s product
 → shrink inductor dramatically
- Capability for Variable Regulation
- Multi-mode operation: high efficiency across load range

[Kesarwani Compel '15] [Rentmeister ECCE '16]

Examples



Considerations:

- Internal Charge Sharing [Lei et al, COMPEL 2013]
 - Voltage Balance on Capacitors = universal challenge
- Startup, gate driving
- Variable control & timing
- Parasitics, ringing, etc.

[Kesarwani, COMPEL '15]

6

- Implementation is challenging,
- but performance is compelling

Examples: Past Work

Kim, Brooks, Wei (JSSC 2012)

Many other examples, esp FCML, 3-level: *Reusch & Lee; Salem & Mercier; Shenoy et al;*

Pique, Alarcon (PESC 2008)







Schaef, Stauth, (ISSCC 2015)



Yousefzadeh, Alarcon, Maksimovic (TPEL 2006)



 L_x

Pilawa, Perreault (JSSC 2012)



Generalized Output Impedance Modelling

 Focus: Hybrid SC topologies that can be *resonated with a* single inductor (FCML, Series Parallel, Fibonacci)



- General formulation: Step-Down Topologies
- SC = unregulated, arbitrary N:1 step down stage
- Inductive impedance shapes the current waveform
- $R_{\rm eff}$ model: captures conduction loss & loadline

In Any Given Phase...



$$R_{eff} \text{ Model}$$

$$\downarrow^{+}_{V_{in}}$$

$$\downarrow^{+}_{V_{out}}$$

$$\downarrow^{+}_{V_{out}}$$

$$\downarrow^{+}_{V_{out}}$$

$$\downarrow^{-}_{I_{out}}$$

$$P_{loss} = f_{sw} \sum E_{i} = I_{DC}^{2} R_{eff} = \left(f_{sw} \sum q_{i}\right)^{2} R_{eff}$$

$$\boxed{R_{eff} = \frac{f_{sw} \sum E_{i}}{(f_{sw} \sum q_{i})^{2}}}_{q_{i}} e.g.: q_{ref} = \sum q_{i}}$$
Know proportionally how much charge flows out in each phase from topology $\downarrow^{+}_{romalized} T_{sw}/t \text{ per phase}}$
Rame as a_{out} element in: Cancels out in final calculation, sort of arbitrary [Seeman & Sanders, TPEL '08]

Results

Note: Result is general

- Works for arbitrary N-level SC/ReSC topologies where charge flow links the output: SP, FCML, Fibonacci
- Specific cases (Series parallel, FCML) worked out in: [Pasternak, Compel '16]

Arbitrary SC Circuit

Arbitrary ReSC Circuit





R_{eff} vs Frequency: Any Arbitrary Phase

- Fundamental resonant operation = primary case treated thus far
- @ high frequency \rightarrow CCM
- low frequency → off-time modulation (DCM)
- Behavioral model can be used to capture entire frequency range:

$$R_{EFF} \approx \alpha \sqrt{1 + \left(\frac{\pi^2}{8} \frac{f_0}{f_{SW}}\right)^{\alpha}} R_{ESR}$$

- α=9.2 (least squares analysis)
- Less than 2% error over entire range



Exact Expression -> 2:1 Converter: [Pasternak, Compel '16]

$$R_{eff} = \frac{1}{4Cf_{sw}} \left(\frac{\sinh\left(\frac{R}{4Lf_{sw}}\right) + \frac{R}{4\pi Lf_0}\sin\left(\frac{\pi f_0}{f_{sw}}\right)}{\cosh\left(\frac{R}{4Lf_{sw}}\right) - \cos\left(\frac{\pi f_0}{f_{sw}}\right)} \right)$$

Extended Multimode Operation



Nice way to accomplish multi-mode operation: Current Mode Control





SC Optimization

$$W_{opt} = F(f_{sw})$$

$$W_{opt} = F(f_{sw})$$

$$W_{opt} = F(f_{sw})$$

$$P_{LOSS} = P_{COND} + P_{SW} = I_{DC}^2 R_{EFF} + E_{GG} f_{SW}$$

$$\frac{\partial P_{LOSS}}{\partial f_{sw}} = 0 \Rightarrow \text{trancendental equation}?$$

$$f_{SW,OPT} = \sqrt[3]{\frac{kI_{DC}^2}{128C_X^2 E_{GG,SP} R_{ON,SP}}} \qquad \frac{\sqrt{1+k}}{2k} = \sinh^{-1}\left(\frac{1}{\sqrt{k}}\right) \qquad k = 0.577$$

$$f_{SW,OPT} = 0.1652\sqrt[3]{\frac{I_{DC}^2}{C_X^2 E_{GG,SP} R_{ON,SP}}} \qquad W_{opt} = 1.4386 \cdot \sqrt[3]{\frac{C_X I_{DC}^2 R_{Onsp}}{E_{GG,SP}}}$$
Note: does not include
bottom plate loss...
lets discuss later!}
$$P_{LOSS} = 2.850966 \cdot I_{DC}^{4/3} \cdot \sqrt[3]{\frac{E_{GG,SP} R_{ON,SP}}{C_X}} \qquad \text{[Pasternak, Competence]}$$

'16]

17

ReSC Optimization

Btw: similar optimizations for N:1 topologies in Pasternak '16



VDD







- $P_{MIN} = 2\pi I_{DC} \sqrt{f_{SW}} \sqrt{R_{on,sp} E_{GG,sp}}$ Device FOM $f_{SW,opt} = 0?$
- Says that ReSC (and other hybrids) get better with arbitrarily low frequency, independent of other factors...
- What is happening → solution is choosing arbitrarily large, lossless inductor!

Realistic Inductor Model



100 90

> 80 70

> 20 10

> > 10

 $L_0 = \text{base L } @ V_0$ $R_{DC,0} = \text{base R } @ \text{low freq}, V_0$

 $R_{AC,0} = \text{base } \mathbb{R} @ f_0, \mathbb{V}_0$ $Q_0 = \text{base } \mathbb{Q} @ f_0, \mathbb{V}_0$

Neglects R_{DC} \rightarrow other models possible

$$R_{AC,0} = \frac{2\pi f_0 L_0}{Q_0} = k_0 \sqrt{f_0}$$

Dimensional Scaling:

$$L_0^* = \mathcal{E}L_0 \longrightarrow \text{Same turns ratio} \ L \propto N^2 \mathcal{E}$$

Constant Volume Scaling of Inductance $L \propto N^2$

10000

$$R_{DC} \propto N^2 = R_{DC,0} \frac{L_{act}}{L_0}$$
$$R_{AC} \propto N^2 = R_{AC,0} \frac{L_{act}}{L_0}$$

1000

Frequency (MHz)

$$R_{DC,0}^{*} = \frac{R_{DC,0}}{\varepsilon} \longrightarrow \frac{\rho l}{A} \propto \frac{1}{\varepsilon}$$
$$Q_{0}^{*} = \varepsilon Q_{0} \longrightarrow \text{Invariant } R_{AC} \text{ (const } f_{0}\text{), larger } L$$
$$R_{AC}^{*} = k_{0} \sqrt{f_{act}}$$

[Perreault et al and Sullivan APEC '09]

[Largely unpublished]

20

SC and ReSC Optimization



ReSC is practical with mm-scale air-core inductors! Must achieve sufficient 'Q' to have an advantage



Example: $12V \rightarrow 3.7V$ (LiIon) Quasiresonant Series Parallel



Details

- Regulation: 1-bit voltage-mode integral control with nested zero current detection
- Inductor = 33 nH (0402)
- Flying Cap = 2 x 330 nF (0402)
- Bypass Cap = (0201) input, (0402) output
- Peak efficiency = 87% @ 4.6 W
- Power density = $0.3 \text{ W/mm}^3 \approx 5.0 \text{ kW/in}^3$ (bounding box)





TABLE 5.1: PROTOTYPE SPECIFICATIONS

Parameter	Value
Process	180 nm CMOS
Active Area	10 mm ²
Max. Input Voltage	12 V
Conversion Ratio	3:1
Switch width	150 mm*
Switch channel length	500 nm
Flying capacitance	2x330 nF
Inductance	33 nH
Switching Frequency	1 MHz to 2 MHz

 \ast width is doubled for M_5 and M_8

Conclusion

- Hybrid/Resonant SC topologies = great candidate high-density dc-dc converter
- Arbitrary N:1 converter → output impedance a useful tool for analysis and comparison
- Quality Factor → indexes performance in all modes, (without Q, you have nothing!)
- Multimode operation: great option for high efficiency across load range
- Any reasonable comparison must factor in the inductor: larger is better, but Q is the key driver

Thanks



THAYER SCHOOL OF ENGINEERING AT DARTMOUTH



This work was supported in part by NSF grants: ECCS 1309905, ECCS-1407725, ECCS 1554265 (CAREER)