

# GaN on Si Manufacturing Excellency in CMOS Foundry Fab

Paul Chu Oct. 2016

**Open Innovation Platform®** 

© 2016 TSMC, Ltd



# Agenda

- 1. GaN Device Offering
- 2. GaN Production
- 3. GaN MoCVD Manufacturability
- 4. Yield Improvement
- 5. Summary


# GaN device offering



#### GaN superiority

Physical Properties	(Si)	(SiC)	(GaN)
Bandgap (eV)	1.11	3.2	3.4
Thermal Cond. (W/cm·K )	1.5	3.5	1.5
Breakdown E-field (MV/cm)	0.3	2.5	2.5~3
Saturation velocity ( $ imes$ 10 <sup>7</sup> cm/s)	1.0	2.0	2.5
e Mobility (cm²/V⋅s)	1300	300-900	2000
Heterojunction	Si/Ge	No	AIGaN/ GaN


#### Good efficiency on system operation



### GaN device offering



**Open Innovation Platform®** 



Technology	Function	Application		
650V E-HEMT	AC-DC, DC-AC	Adaptor, Motor controller, PV inverter		
650V D-MIS	AC-DC, DC-AC	Adaptor, Motor controller, PV inverter		
100V E-HEMT	DC-DC	IBC, Server, Notebook		
100V D-HEMT	RF-PA	WiFi, Base station		
40V D-MIS	RF-switch	WiFi, Base station		

- GaN production since 2015
- Engaged 15 customers/ 53 NTO
- >90% of GaN common tools are shared with CMOS manufacturing

© 2016 TSMC, Ltd

# GaN device offering



- Passed MIL-STD750/JEDEC standard reliability qualification
  - MIL-STD750 requirement for HTRB and HTGB
  - JEDEC requirement for PCT, T/C, HTS, and THB

ltem	Stress Condition	Pass/Fail criteria	Sample Size	Merit Number	Result
HTRB ( <u>H</u> igh <u>T</u> emperature <u>R</u> everse <u>B</u> ias) or SSRB ( <u>S</u> teady - <u>S</u> tate <u>R</u> everse <u>B</u> ias)	150C,Vds=520V 168 hrs (1 lot to 1000 hrs)	Idlin deg.<30%, Ioff<1E-9A/um @520V, Vt shift - 0.75V~+1V	77ea per lot, total 3 lots	1 fail/77ea per lot 2 fails/231ea (3 lots)	Pass (0 fail/231ea)
HTGB ( <u>H</u> igh <u>T</u> emperature <u>G</u> ate <u>B</u> ias) or SSGB ( <u>S</u> teady - <u>S</u> tate <u>G</u> ate <u>B</u> ias)	150C,Vgs=6V 168 hrs (1 lot to 1000 hrs)				Pass (0 fail/231ea)
PCT ( <u>P</u> ressure <u>C</u> ooker <u>T</u> est) or AC (Autoclave)	121C/100% RH 96 hrs				Pass (0 fail/231ea)
T/C ( <u>I</u> emperature <u>C</u> ycling)	-65C~150C 500 cycles				Pass (0 fail/231ea)
HTS ( <u>H</u> igh <u>T</u> emperature <u>S</u> tress)	150C 1000 h rs				Pass (0 fail/231ea)
THB ( <u>T</u> hermal <u>H</u> uminity <u>B</u> ias)	85C,85% RH,Vds=100V 1000 hrs				Pass (0 fail/231ea)

\* Device width=120k um; package type: TO220

#### **Production in tsmc**





Total Clean Room Space (m<sup>2</sup>) C/R area: 9,800 m<sup>2</sup>

**Technology Capability** 0.45um/0.5um/0.6um/0.8um/1.0um /1.2um/2.0um/3.0um

Lithography i-line stepper, DUV stepper

#### 6" Fab Key Milestones

- 1990 3.0um/1.2um/1.0um production
- 0.8um production 1992
- 0.6um production 1994
- 0.5um/0.45um production 1995
- 1.0/0.6/0.5um HV production 2001
- 0.6um BCD production 2006 2007
- 1.0/0.5um MEMS production
- GaN R&D
- GaN production


2011

2015

## **Production Challenges**




- Complex epitaxy GaN deposition
- Warpage/Fragile wafer handling
- 1.5X thick substrate
- Ultra thick metal
- CMOS compatible metallization
- Contamination control



6




#### Minimize vibration during transportation and process






>90% common tools with CMOS






#### GaN didn't contaminate CMOS process






100% of WAT & In-line items passed production Cpk criteria (Cpk > 1.33)





#### Comparable contact Rc with Au based metallization



Ref.-A: Low-resistance and high-reflectance Ni/Ag/Ru/Ni/Au ohmic contact on p-type GaN, APPLIED PHYSICS LETTERS VOLUME 85, NUMBER 19 8 NOVEMBER 2004 Ref.-B: Electrical thermal and microstructural characteristics of Ti/Al/Ti/Au multilayer Ohmic


Ref.-B: Electrical, thermal, and microstructural characteristics of Ti/Al/Ti/Au multilayer Ohmic contacts to n-type GaN J. Appl. Phys. 93, 1087 (2003)

**Open Innovation Platform®** 




### **Production in tsmc**

- Al based gate metallization with low gate leakage and wider Vg operation range.
  - Interface control
  - Electrical field optimization
- Offer Vg=7V operation (2016/Q4)






#### Excellent Cycle Time



## **GaN MoCVD Production**







# **GaN MoCVD Production**

#### Hardware modification

- Automation handling
- H/W weakness & tighten spec

#### Software optimization

- Big data interactive correlation
- Heating system control

#### Key components specification

- Pumping system design
- Consumable parts quality control

#### Recipe optimization

- Critical layers optimization
- Stress control





# **GaN MoCVD Production**

#### **Characterization Technique**

#### Non-destructive

- Crystal quality: HR X-ray diffraction
- Wafer bow: In-situ monitor curvature, Ex-situ optical measurement
- Surface inspection: Candela optical metrology


#### Destructive

- AFM: Surface morphology
- SIMS: Profile of composition, impurity concentration
- TEM: Interface quality, dislocation density

# **Fault Detection and Classification**




- The analysis of process data taken during a process run to determine:
  - If the process is running normally or not (i.e. is a fault detected)
  - The classification of faults for their source or cause
- Prevent excursion events by early detecting and warning
- Fault classification enables automatic fault identification



# iEDA (Interactive Engineering Data Analy

• SAS/graphic statistical software


Easy access, URD & IT skills not required
> 90% reporting time saving



> Days to hours CP yield analysis


**Open Innovation Platform®** 

© 2016 TSMC, Ltd



✓ SPC excursion

Bad




#### **Open Innovation Platform®**

1 4 12 00 00




## **Particle Control**

#### Particle trend chart



Time


**Open Innovation Platform®** 





## Wafer bow Control

#### Wafer bow trend chart




Time

**Open Innovation Platform®** 



## **Dislocation Density**


#### Critical layers optimization



#### **Open Innovation Platform®**

© 2016 TSMC, Ltd

23



#### **Output Matching**

**Open Innovation Platform®** 


© 2016 TSMC. Ltd

**Input Control** 

# Yield Improvement




- MoCVD GaN on Si multi layers epitaxy more than several thousands parameters collected for yield analysis
- Leveraged CMOS iEDA system for quick yield learning



# **Yield Improvement**



- EPI electrical quality early detection methodology, Cycle time is improved from xx days to 1 day.
- Speed up the learning curve of EPI yield improvement



# Summary



- GaN on Si production launched since 2015 with good cycle time, yield and performance
- The most advanced CMOS manufacture process control and yield enhancement systems are adopted.
- Customer/tsmc/OSAT supply chain collaboration are critical for product grade
- Continuously performance enhancement and cost reduction to stay ahead of competition.