

Towards a PowerSoC Solution for Automotive Microcontroller Applications

Christoph Sandner, Gerhard Maderbacher, Karlheinz Kogler, Joachim Pichler, Federico Capponi, Herbert Gruber, Sylvia Michaelis, Dietrich Michaelis, Frank Prämassing, Anamaria Anca, Franz Reininger
(Infineon Technologies Austria AG, Villach),

Andreas Einwanger, Gottfried Beer
(Infineon Technologies AG, Regensburg)

EU FP7-ICT-2011-8 – PowerSWIPE – Project no.: 318529




- **Automotive uC Application**
- **Power Conversion Requirements**
- **Demonstrator System Architecture**
 - **High-Voltage (HV) DC-DC**
 - **Low-Voltage (LV) DC-DC**
- **Challenges:**
 - **Efficiency, packaging, ringing, EMI, cost**
- **Conclusions**


- **Take Up No Space**
- **Cost Nothing**
- **Last Forever**
- **Zero Power Loss**

[Cian Ó Mathúna, Tyndall National Institute, Ireland]





PowerSwipe Project Partners







Assumptions: Network with 40 ECUs. Average Current Consumption per ECU 200mA. ECUs with scalable performance save 50 % (half average current consumption). Partial Network Mode: Capable ECUs remain 95% of run time in partial network mode with a current consumption of 1mA (μC off) resp. 10mA (μC in STOP or IDLE).






Typical Engine Management Module:





**2...4x shrink
in footprint**

Alternatives to 2-step fixed Vint approach:



- 1-step
...not really...
- 2-step flex Vint:





Gains:

$5/8, 3/8, 2/8, 1/8$



■ High-Voltage (HV) Chip:


- **Vin: 16V...6V**
- **Vout: 5.0...3.3V**
- **Iout_max: 500mA**
- **η_{peak} : 80%**
- **PFM, CCM, DCM**

■ Low-Voltage (LV) Chip:


- **Vin: 5V...3.3V**
- **Vout: 1.0...1.3V**
- **Iout1_max: 500mA**
- **Iout2_max: 200mA**
- **η_{peak} : 90%**
- **PFM, CCM, DCM**
- **(Embedded with uC)**

- **Technology: Automotive qualified**
- **Temp range junction: -40deg ... +150deg**


- Automotive μ C Application
- Power Conversion Requirements
- **Demonstrator System Architecture**
 - High-Voltage (HV) DC-DC
 - Low-Voltage (LV) DC-DC
- Challenges:
 - Efficiency, packaging, ringing, EMI, cost
- Conclusions




$V_{in}=12V$, $f_{sw}=10MHz$, $ESR_L=500m\Omega$, $ESR_{COUT}=50m\Omega$, $ESR_{CHS}=100m\Omega$,
 $ESR_{CLS}=50m\Omega$




- Automotive uC Application
- Power Conversion Requirements
- **Demonstrator System Architecture**
 - High-Voltage (HV) DC-DC
 - **Low-Voltage (LV) DC-DC**
- Challenges:
 - Efficiency, packaging, ringing, EMI, cost
- Conclusions




NMOS vs. PMOS Width:




NMOS vs. PMOS Vgs:





Efficiency vs. Load:




Efficiency vs. Switching Frequency:










→ Without SiP integration such HF switching is not possible at all due to ringing!

■ Theoretical Efficiency of an SC DCDC with Different Gain Modes ($V_{out}=1.3V$)




- **Topology:**
 - **Series-Parallel**
 - **Cfly: 8x 30nF**
 - **Cout: 260nF**


- **Gain modes:**
 - **1/2 ($V_{dd}=3.3V$)**
 - **1/3 ($V_{dd}=5V$)**


- **4 Interleaved Stages:**
 - **2 Cfly/stage**
 - **9 Switches/stage**
 - **fsw = 5 MHz max.**

- **Controller:**
 - **Pulse Frequency Modulation (PFM)**




($V_{in} = 5V$: Gain=1/3; $V_{in} = 3.3V$: Gain=1/2; $V_{out}=1.3V$)





Face to face
with Cu-Pillar/
Sn-cap



- 1: „Functionalized“ Silicon interposer with integrated Caps and TSVs.
Routing plane on bottom side
- 2: Active die with Cu-pillar/Sn-cap die to interposer wafer bonded
- 3: Thinfilm inductor on Silicon die to wafer bonded
- 4: molded „artificial wafer“
- 5: redistribution layer (RDL) and solder balls

Cost ???

- **Main threats towards a product:**
 - **Maintain the performance:**
 - **Concept:** Chose optimum partitioning
 - **Efficiency:** Improve DCR of L, ESR of C, power switches
 - **Ringing:** Optimize loop inductances in chip/package
 - **High energy density** → thermal issues
 - **COST, COST, COST ... for high volume products**
 - Get rid of TSVs, reduce cost of inductor and capacitor topology

- **Main Potential:**
 - **Footprint and space constraint products**
 - **EMI critical products:** EMI expected to improve due to much shorter current loops on both DCDC-Cin and uC decap
 - **Exploit concepts with multiple passive components (SC-DCDC)**
 - no pincount constraints

■ PowerSwipe Partners:

- Tyndall National Institute / University College Cork, Ireland
- Infineon Technologies AG, Germany
- Infineon Technologies Austria AG, Austria
- IPDiA, France
- Universidad Politécnica de Madrid (UPM), Spain
- Robert Bosch GmbH, Germany
- Université de Lyon, Claude Bernard (UCBL), Lyon

■ This work is funded by:

- **EU FP7-ICT-2011-8 – PowerSWIPE – Project no.: 318529**