




Resource/performance optimization for Hybrid Inductive-Capacitive Converters



Results


3:1 Dickson



CAPACITOR BREAKDOWN RESULTS FOR A 3:1 DICKSON SCC LOADED AT THE DC NODE OPERATING WITH

$V_{in} = 10V, P_{out} = 1.5W, \eta = 90\%, I_o = 5mA, Duty = 50\%, R_{sw} = 1m\Omega$

Design	X_1 [%]	X_2 [%]	X_3 [%]	f_{sw} [kHz]	C_T [nF]	$\Delta V_{r,app}$ [V]	ΔT_{sw}^2 [mm ²]	$IPDIA^2$ [mm ²]
Std. 100C _{10V}	1	1	98	2340	3360	10	356.5	1.4
Std. 10C _{10V}	8	8	83	2430	3660	116	36.6	140E-3
Even C _{10V}	33	33	33	575	561	892	3.6	20E-3
Optimized	45	45	14	538	357	2357	3.6	14E-3




SWITCH AREA BREAKDOWN RESULTS FOR THE 3:1 DICKSON SCC LOADED AT THE dc NODE¹ AND THE 3:1 DICKSON H-SCC² LOADED AT THE 2nd_pwm NODE

Design	X_1 [%]	X_2 [%]	X_3 [%]	X_4 [%]	X_5 [%]	X_6 [%]	X_7 [%]	f_{sw} [kHz]
SCC Opt.	14.2	14.2	14.2	14.2	14.2	14.2	14.2	10.8
H-SCC Even	14.2	14.2	14.2	14.2	14.2	14.2	14.2	31.3
H-SCC Opt.	23.1	13.4	16.5	3.8	6.6	13.4	23.1	25.4

¹ Solution with Duty = 50%
² Solution with Duty = 25%


3:1 Hybrid-Dickson



CAPACITOR BREAKDOWN RESULTS FOR A 3:1 H-DICKSON SCC LOADED AT THE 2nd_pwm NODE OPERATING WITH

$V_{in} = 10V, P_{out} = 1.5W, \eta = 90\%, I_o = 5mA, Duty = 25\%, R_{sw} = 1m\Omega$

Design	X_1 [%]	X_2 [%]	X_3 [%]	f_{sw} [kHz]	C_T [nF]	$\Delta V_{r,app}$ [V]	ΔT_{sw}^2 [mm ²]	$IPDIA^2$ [mm ²]
Std. 100C _{10V}	1	1	98	23124	19820	3.73	198.2	792E-3
Std. 10C _{10V}	8	8	83	2651	2272	3.78	27.7	110E-3
Even C _{10V}	33	33	33	594	508	4.07	5.1	20E-3
Optimized	58	21	1	409	350	4.45	3.5	14E-3




Authors


- Julià Delos
- Marcel Hendrix
 Philips Research, The Netherlands
 Eindhoven University of Technology, The Netherlands
- Eduard Alarcón
 Technical University of Catalonia, Spain
- Toni Lopez
 Philips Research, The Netherlands

Hybrid Switched Capacitor Converters

Classic Approach




- Standard use
- Loaded at the DC node
- Available analytic models
- Fixed conversion ration
- Poor regulation



- Loaded at a PWM node
- Available analytic models
- Filter inductor added
- Extended Regulation
- Enhanced efficiency

Hybrid Inductive Switched Capacitor Converter


Output Impedance Model



$R_{scc} \rightarrow$ conversion ratio

$k \rightarrow$ equivalent output impedance

Output resistance characteristics



Two regions of operation

Slow Switching Limit (SSL)

Charge Transfer Dominate Losses

$$R_{ssl} = \frac{1}{f_{sw}} f_{ssl} (C_1, C_2, \dots, C_n)$$

Fast Switching Limit (FSL)

Switch ON-channel Resistance Dominate Losses

$$R_{fsl} = f_{fsl} (R_{on,1}, R_{on,2}, \dots, R_{on,n})$$

Capacitor and Switch Optimal Breakdown

Optimal Capacitor Sizing

$$R_{ssl} = \frac{1}{f_{sw}} f_{ssl}(C_1, C_2, \dots, C_n)$$


$$\left. \begin{aligned} R_{ssl} &= \frac{1}{f_{sw} C_T} f_{ssl}(x_1, x_2, \dots, x_n) \\ C_T &= \sum C_i, \quad x_i = \frac{C_i}{C_T} \end{aligned} \right\} \min(f_{ssl}) \text{ s.t. } (\sum x_i - 1 = 0)$$

$$R_{fsl} = f_{fsl}(R_{on,1}, R_{on,2}, \dots, R_{on,n})$$

$$\left. \begin{aligned} R_{fsl} &= \frac{R_{\square}}{C_T} f_{fsl}(y_1, y_2, \dots, y_m) \\ A_T &= \sum A_i, \quad y_i = \frac{A_i}{A_T} \end{aligned} \right\} \min(f_{fsl}) \text{ s.t. } (\sum y_i - 1 = 0)$$

Optimal Switch Sizing

Devices breakdown



Encapsulated design equations

$$R_{ssl} = \frac{\min(f_{ssl})}{f_{sw} C_T}$$


$$R_{fsl} = \frac{R_{\square}}{C_T} \min(f_{fsl})$$

Remaining Design Variables

$$C_T, A_T, f_{sw}$$

Results


3:1 Dickson



CAPACITOR BREAKDOWN RESULTS FOR A 3:1 DICKSON SCC LOADED AT THE DC NODE OPERATING WITH

$V_{in} = 10V$, $F_{sw} = 1MHz$, $\eta = 90\%$, $I_o = 5mA$, $Duty = 50\%$, $R_{sw} = 1m\Omega$

Design	X_1 [%]	X_2 [%]	X_3 [%]	f_{ssi} [mΩFHz]	C_T [nF]	$\Delta V_{o,pp}$ [mV]	MIM^1 [mm ²]	$IPDiA^2$ [mm ²]
Std. $100C_{fly}$	1	1	98	22400	33660	10	336.6	1.4
Std. $10C_{fly}$	8	8	83	2430	3640	116	36.6	140E-3
Even C_{fly}	33	33	33	375	563	892	5.6	22E-3
Optimized	43	43	14	238	357	2237	3.6	14E-3




SWITCH AREA BREAKDOWN RESULTS FOR THE 3:1 DICKSON SCC LOADED AT THE dc NODE¹ AND THE 3:1 DICKSON H-SCC² LOADED AT THE 2ND pwm NODE

Design	X_1 [%]	X_2 [%]	X_3 [%]	X_4 [%]	X_5 [%]	X_6 [%]	X_7 [%]	f_{ssi} [Ωm ²]
SCC Opt.	14.2	14.2	14.2	14.2	14.2	14.2	14.2	10.8
H-SCC Even	14.2	14.2	14.2	14.2	14.2	14.2	14.2	31.3
H-SCC Opt.	23.1	13.4	16.5	3.8	6.6	13.4	23.1	25.4

¹ Solution with $Duty = 50\%$

² Solution with $Duty = 25\%$

3:1 Hybrid-Dickson



CAPACITOR BREAKDOWN RESULTS FOR A 3:1 H-DICKSON SCC LOADED AT THE 2ND pwm NODE OPERATING WITH

$V_{in} = 10V$, $F_{sw} = 1MHz$, $\eta = 90\%$, $I_o = 5mA$, $Duty = 25\%$, $R_{sw} = 1m\Omega$

Design	X_1 [%]	X_2 [%]	X_3 [%]	f_{ssi} [mΩFHz]	C_T [nF]	$\Delta V_{o,pp}$ [V]	MIM^1 [mm ²]	$IPDiA^2$ [mm ²]
Std. $100C_{fly}$	1	1	98	23124	19820	3.73	198.2	792E-3
Std. $10C_{fly}$	8	8	83	2651	2272	3.78	27.7	110E-3
Even C_{fly}	33	33	33	594	508	4.07	5.1	20E-3
Optimized	58	21	1	409	350	4.45	3.5	14E-3

