


# **1 mΩ/[ ] Bond-Able Post-Passivation Interconnect for Power Management Technologies.**

**Alexander Kalnitsky, Y.W. Tseng, T.H. Chien,  
C.Y. Chang, Felix Tsui**


# Outline

- **Technology development**
  - Planarized passivation
  - Test chip description
  - Passivation and thick Cu effects on device parameters
- **Assembly issues**
- **Reliability qualification tests**
- **Summary and conclusions**


# Simplified process flow




● Incoming Wafer




● Cu/Ni/Au plating




● UBM sputter




● PR strip




● PR coating & PR exposure



● UBM Etch



● PR develop



● FQM/FQI/OQC

# Wafer Fab process flow

- **Planarized passivation (oxide/nitride)**
  - **Developed for two top Al film thickness values**
    - ◆ 3.0 $\mu\text{m}$  thick Al
    - ◆ 0.8 $\mu\text{m}$  thick Al
- **Pad opening photo/etch process**
  - **5X5  $\mu\text{m}$  minimum pad opening for Cu to Al interconnect**
    - ◆ 3x3mm sub-minimum size pad opening (process marginality check)
- **UBM, photo, plating and UBM removal process at vendor's**
  - **20 $\mu\text{m}$  Cu/ 2 $\mu\text{m}$  Ni/ ~0.4 $\mu\text{m}$  Au**

# Test Chip description

- 6 test chips, 6.25X6.25mm each
- Main test structures
  - 20 $\mu$ m line/ 20 $\mu$  space serp-comb (~15cm periphery)
  - 15 $\mu$ m line/ 15 $\mu$  space serp-comb (~15cm periphery)
  - Structures placed over flat Si and over Al topography
  - Serp-comb under the bonding pad
  - Via chains and Kelvin via structures
  - Variable length/width strips of Cu to check for Cu delamination



# PPI plating vendors

- Vendor A: completed pre-qualification
- Vendor B: could not meet specifications
- Vendor C: currently in pre-qualification
- “Vendor A” results are presented in subsequent slides




# “Vendor A” results, as deposited Cu

- **30kA Al and 8kA Al WAT show the following:**
- **thick Cu to underlying Al capacitance is very well controlled, indicating good thickness uniformity of the planarized passivation (C\_Area=350000um<sup>2</sup>)**
- **Thick Cu to the underlying Al leakage measured at 80V is well under 1nA (defectivity structure)**
- **Thick Cu sheet resistance is below ~1.5 mOhm/[]**
- **Cu line to line leakage measured between the serpentine and the comb with the effective serp perimeter of ~15cm is < 10nA at 80V (or 0.1uA per cm<sup>2</sup> of the serp sidewall area). Leakage yield loss is <1%**
- **3X3 Via resistance (Kelvin method) is ~15mOhm**




# Rs of 20um Cu PPI Pattern


- ◆ Rs of PPI defect flat 20um Pattern  $\sim 9.5E-4$  ohm/square
- ◆ Sample size: 1100




TMAQ32 CHIP1



- ◆ Rs of PPI defect flat 15um Pattern  $\sim 9.8E-4$  ohm/square
- ◆ Sample size: 1100



TMAQ32 CHIP1




# “Vendor A” results, wafer level stress

- **Cu PPI exposed to ambient, clean required after the stress test prior to electrical testing.**
- **Temperature cycling, -65C to 150C, 1000 cycles**
  - Passed with no changes in parametrics and no cracks
- **High Temperature Storage, 150C in air**
  - 5X5 via chains develop a higher R “tail”. This is not observed on Kelvin vias or on packaged via chains
- **Un-biased HAST, 130C, 85% relative humidity**
  - 5X5 via chains develop a higher R “tail”. This is not observed on Kelvin vias or on packaged via chains

# Planarization and PPI effect on devices


- Planarized passivation with and w/o the PPI was applied to 0.25 $\mu\text{m}$  (2.5V/5V) and 0.18 $\mu\text{m}$  (1.8V/5V) BCD processes.
- Used 30kA and 8kA top Al for both processes
- Each device is partially covered by the PPI
- Less than 3% differences in parameter values observed





# Assembly issues


- **Two assembly houses evaluated**
  - QFN-88 package with 0.8 mil Cu wire
  - Both assembly houses demonstrated excellent bond-ability to Cu/Ni/Au both on flat features and over a “sea of vias” with specific design rules





# “Random” assembly defects

- **Defective units (QFN-88 not meeting the line-line leakage specification) FA**
  - **Assembly house A**
    - ◆ Al particles
    - ◆ Si particles (single occurrence)
    - ◆ Ag particle
  - **Assembly houses A and B**
    - ◆ Stainless steel particle
    - ◆ Cu particles
    - ◆ C particle

# Al particle (Assembly A): poorly maintained strip magazines and wafer carriers



# Si particle (Assembly A): one time occurrence



De-tape



Remove Tape



Remount




Re-clean






# Ag particle (Assembly A, one time occurrence)

OM



SEM



# “Systematic” assembly defects

- 20 $\mu$ m and 15 $\mu$ m spaced Cu lines leakage improvement
- Stainless steel particles (~10% yield killer)
  - Present in the molding compound
  - Specified by vendor to be <130 $\mu$ m in size
  - Limited potential for improvement
- Cu particles (~20% yield killer)
  - Originate from the Cu deposit in scribe channels
  - Can be eliminated by making sure Cu deposits are not present in scribe channels
- C cohesion particles (~70% yield killer)
  - Improvement path identified by the molding compound vendor

# Carbon cohesion particles improvement

Defect size	“Current “ Carbon	“Dispersed” Carbon	“Highly dispersed C”
45um and >	22/ sample	0	0
25um-44um	40/sample	1	0
20um-24um	4/sample	3	2

Distribution of defect sizes for the current molding compound (“Current Carbon”), Dispersed Carbon and highly dispersed Carbon samples. Sumitomo formed two samples with each type of Carbon additive (10cm diameter disc, 2mm thick, weight ~31g), and inspected these for the black carbon particle number and size using the fluorescent microscope. Note that the “dispersed” and the “highly dispersed” Carbon grades result in significant reduction in the both the size and the observed density of C particles.

# Package Level Reliability Tests

Qualification Item	Stress Condition	Read Out
Unbiased HAST	130C / 85% RH / 33.3psi without bias	168 hrs
T/ C Temperature Cycle	-65C ~ +150C (Condition C, air to air)	500 / 1000hrs
HTS High Temperature Storage Test	150C	500 / 1000hrs

# Summary and conclusions

- **~1 mOhm/[ $\mu$ m] bond-able post passivation interconnect is developed**
  - Processing does not affect device parameters
- **Several assembly defects are identified**
  - Assembly process/material items requiring improvement identified
  - Effect on yield estimated
- **PPI successfully pre-qualified**
  - Wafer level
  - Package level