

Many Voltage Domains using Distributed Switched Capacitor Voltage Regulators

Rinkle Jain

Circuit Research Labs
Intel Corporation
OR

November 27, 2012



Many Voltage
Domains using
Distributed
Switched
Capacitor
Voltage
Regulators

Rinkle Jain

Introduction

Motivation

Switched
Capacitor
Voltage
Regulator

Summary

1 Introduction

2 Motivation

3 Switched Capacitor Voltage Regulator

4 Summary



Many Voltage
Domains using
Distributed
Switched
Capacitor
Voltage
Regulators

Rinkle Jain

Introduction

Motivation

Switched
Capacitor
Voltage
Regulator

Summary

1 Introduction

2 Motivation

3 Switched Capacitor Voltage Regulator

4 Summary



Many Voltage
Domains using
Distributed
Switched
Capacitor
Voltage
Regulators

Rinkle Jain

Introduction

Motivation

Switched
Capacitor
Voltage
Regulator

Summary

1 Introduction

2 Motivation

3 Switched Capacitor Voltage Regulator

4 Summary



Many Voltage
Domains using
Distributed
Switched
Capacitor
Voltage
Regulators

Rinkle Jain

Introduction

Motivation

Switched
Capacitor
Voltage
Regulator

Summary

1 Introduction

2 Motivation

3 Switched Capacitor Voltage Regulator

4 Summary



Recent design trends in phone/tablets

- User experience is key – in addition to battery life
- Requires bursts of high performance
- and, freeing up this power budget by minimizing idle power

What does this translate to?

- Performance autonomy of modules (e.g.cores), at low power
 - Highly granular voltage domains, voltage scaling
- Minimize idle power consumption through design
 - V_{min} reduction techniques
 - Near v_t (NTV) operation
 - Optimal C_{dyn} through design at optimum voltage

Need: Autonomous, highly granular voltage domains

Recent design trends in phone/tablets

- User experience is key – in addition to battery life
- Requires bursts of high performance
- and, freeing up this power budget by minimizing idle power

What does this translate to?

- Performance autonomy of modules (e.g.cores), at low power
Highly granular voltage domains, voltage scaling
- Minimize idle power consumption through design
 V_{min} reduction techniques
Near v_t (NTV) operation
Optimal C_{dyn} through design at optimum voltage

Need: Autonomous, highly granular voltage domains



Recent design trends in phone/tablets

- User experience is key – in addition to battery life
- Requires bursts of high performance
- and, freeing up this power budget by minimizing idle power

What does this translate to?

- Performance autonomy of modules (e.g.cores), at low power
Highly granular voltage domains, voltage scaling
- Minimize idle power consumption through design
 V_{min} reduction techniques
Near v_t (NTV) operation
Optimal C_{dyn} through design at optimum voltage

Need: Autonomous, highly granular voltage domains



Performance Autonomy meets Low power

Many Voltage Domains using Distributed Switched Capacitor Voltage Regulators

Rinkle Jain


Introduction

Motivation

Switched Capacitor Voltage Regulator

Summary

Exploit DVFS fully: energy savings with 80% efficient VR



Shared rail in black

$\alpha \triangleq$ % time the block is in high frequency mode (HFM), $V_{CC} = V_{max}$

$\beta \triangleq$ % of idle time the shared rail allows $V_{CC} = V_{min}$ else V_{max}

Dedicated rail in color

Red: $V_{in} \approx V_{max}$, VR bypassed at HFM when $V_{CC} = V_{max}$

Blue: $V_{in} \gg V_{max}$, VR incurs losses at HFM when $V_{CC} = V_{max}$

Dedicated voltage regulators (VR) are the key enablers



First glimpse - what does it take per domain?

Many Voltage
Domains using
Distributed
Switched
Capacitor
Voltage
Regulators

Rinkle Jain

Introduction

Motivation

Switched
Capacitor
Voltage
Regulator

Summary

Circuit Needs
Dedicated VR
Level shifters
Retention buffers
Isolation Circuits
Autonomous DVFS



First glimpse - what does it take per domain?

Many Voltage
Domains using
Distributed
Switched
Capacitor
Voltage
Regulators

Rinkle Jain

Introduction

Motivation

Switched
Capacitor
Voltage
Regulator

Summary

Circuit Needs

Dedicated VR

Level shifters

Retention buffers

Isolation Circuits

Autonomous DVFS

Rail Needs

Dedicated grid

Dedicated decap



First glimpse - what does it take per domain?

Many Voltage
Domains using
Distributed
Switched
Capacitor
Voltage
Regulators

Rinkle Jain

Introduction

Motivation

Switched
Capacitor
Voltage
Regulator

Summary

Circuit Needs

Dedicated VR

Level shifters

Retention buffers

Isolation Circuits

Autonomous DVFS

Rail Needs

Dedicated grid

Dedicated decap

System Needs

Big always-on rail

Validation complexity

Cross domain

speed paths



First glimpse - what does it take per domain?

Many Voltage
Domains using
Distributed
Switched
Capacitor
Voltage
Regulators

Rinkle Jain

Introduction

Motivation

Switched
Capacitor
Voltage
Regulator

Summary

Circuit Needs

Dedicated VR

Level shifters

Retention buffers

Isolation Circuits

Autonomous DVFS

Rail Needs

Dedicated grid

Dedicated decap

System Needs

Big always-on rail

Validation complexity

Cross domain

speed paths

Circuit area/ complexity versus net power savings

Can we define domain boundary for net benefits



Voltage Domain Granularity

Many Voltage Domains using Distributed Switched Capacitor Voltage Regulators

Rinkle Jain


Introduction

Motivation

Switched Capacitor Voltage Regulator

Summary

Per Block SOC



Rail reduction



Voltage Domain Granularity

Many Voltage Domains using Distributed Switched Capacitor Voltage Regulators

Rinkle Jain


Introduction

Motivation


Switched Capacitor Voltage Regulator

Summary

Per Block
SOC




Per Partition
CPU




Rail reduction turbo & low power

Per Block
SOC




Rail reduction

Per Partition
CPU



turbo & low power

Within custom cells



[1] J. Kulkarni, ISSCC 2012

SRAM V_{min} reduction



VR needs

Many Voltage Domains using Distributed Switched Capacitor Voltage Regulators


Rinkle Jain

Introduction

Motivation


Switched Capacitor Voltage Regulator

Summary




[2] Courtesy: Sriram V.; data from NTV core

- CMOS compatible VR
- Digital process friendly, low area overhead
- High conversion efficiency across wide range of v_i
- Fast response to take advantage of even brief idle periods
- Low leakage/ standby power




Series Parallel circuit for best capacitance utilization w.r.t R_{out}



Clock generation for 8 phase interleaving

- Simplest control for low power overhead (30mW prototype) [4]
- Comparator leverages latch based sense amplifier design [3]
- Completely 'digital' for low area overhead
- No start up circuit required
- No assist needed for +ve VID transition
- Ripple is a function of V_{out} , I_{load}



Control and switching losses dominate at lower power
 Adaptive switch scaling and higher power designs approach blue



Summary

Many Voltage
Domains using
Distributed
Switched
Capacitor
Voltage
Regulators

Rinkle Jain

Introduction

Motivation

Switched
Capacitor
Voltage
Regulator

Summary

- CMOS compatible VR
- Significant power reduction in the load from multi Vcc techniques
- Low area overhead, good efficiency across 0.5V-1.05V
- Extremely fast response, scalable, suitable for DVFS



Acknowledgements

Many Voltage
Domains using
Distributed
Switched
Capacitor
Voltage
Regulators

Rinkle Jain

Introduction







Motivation

Switched
Capacitor
Voltage
Regulator

Summary

- **Jaydeep Kulkarni**
- **Muhammad Khellah**
- **Jim Tschanz**
- Ken Ikeda
- Tze Hwa
- Krishnan Ravichandran
- Greg Taylor
- Alex Kern (TMG)
- Tom Aldridge
- Ram Muthukaruppan
- Rabiul Islam
- Ahmed Abdelmoati
- S. Sanders(UC, Berkeley)
- **Bibiche Geuskens**
- **Stephen Kim**
- **Vivek De**
- Sahajananda Reddy
- Nguyen Trang
- Rick Forand
- Mathew Nazareth
- Curtis Tsai (TMG)
- Veera Pitchiah
- CV Ramana
- Ethan Shih
- Loai Salem
- Michael Seeman

This work was in part funded by the U.S. Government under contract number HR0011-10-3-0007

-  J. Kulkarni, et. al; *Capacitive-Coupling Wordline Boosting with ...*, ISSCC, 2012
-  S. Jain, et. al; *A 280mV to 1.2V Wide Operating Range IA-32 ...*, ISSCC, 2012
-  R. Jain, S. Sanders, *A 200mA Switched Capacitor Voltage Regulator on 32nm ...*, European Conf on Power Electronics, 2011 , pp.1–10
-  M. Seeman, R. Jain; *Single-bound hysteretic regulation ...*, US Patent 20110074371, filed August, 2009
-  C. Auth, et.al *A 22nm High Performance and Low Power CMOS...*, vlsi Tech. Symposium, Jun, 2012.
-  Seeman, M.D.; Sanders, S.R.; "Analysis and Optimization of Switched Capacitor DC-DC Converters"; Computers in Power Electronics, 2006. COMPEL '06. IEEE Workshops on 16-19 July 2006 Page(s):216 - 224