

# Power SoC Vs SiP

## Competitive Challenges in High-Volume Applications

Brian Molloy

[brian.molloy@infineon.com](mailto:brian.molloy@infineon.com)

[molloy@ieee.org](mailto:molloy@ieee.org)





- History – to understand rational of decision making
- Processes for SiP Vs SoC Decision Making
- Analysis of commercial challenges and trade-offs.
- Conclusions / Recommendations

# SiP History at Infineon

## First complex SiP for Wireless in prod. In 1998

- Learnings: “Overengineered” SiP – at least for 1998!
- SiP comprised total 5 dies with digital and analog baseband, E<sup>2</sup>PROM, SRAM and Flash for cellular handset




# SiP History at Infineon

## GSM Power Amplifier Module in production in 2000




- 5 Layers Low-Loss Ceramic Multilayer
- Part Count: 7 Dies and 31 SMD's
- One Amplifier Chain with GaAs-Die and Switched Output Matching
- Learning's: Thermal Simulation



# SiP - RF module for GSM handsets

- Driver: minaturisation
- Complete RF module in 10mm x 10mm
- 6 dies (transceiver, BAW filter, LDO die) integrated passives and SMD BAW

- Learnings: Codesign






# Infinion




**Chip  
Package  
Board  
System  
Co-Design**

# Use Case Virtual Prototyping

 Without co-design flow

 The lucky co-designer

... Variants for System Integration ...



## One Project for **each** variant



### Drawbacks

- **Time** consuming
- Consistent data flow **not possible** → error-prone
- Results/constraints of one variant need to be transferred **manually** to other variant
- **Loosing** overview of complex study (many variants)



## One Project for Virtual Prototyping



- ↳ Create project
- ↳ Define functions
- ↳ Physical implementation of functions
  - ↳ Variant A
  - ↳ Variant B
  - ↳ Variant C
  - ↳ Variant D
  - ↳ ...

### Benefits

- Double work is **avoided** (time effective)
- **Consistent** data flow possible → project data are consistent
- Results/constraints of one variant can be considered for other variants **automatically**
- Overview of complex study (many variants) always **guaranteed**



# System-in-Package (SiP) Co-Design




Hierarchy of design teams

- System driven flow
- Co-Design methodology for integration of the different components
- Trade-off checks and feasibility analysis for the various SiP possibilities
- Building the complete SiP with the interconnects: flip chip, wire bond, substrate, face to face
- Building of complete interconnect model for analysis




# General concept of Virtual SiP Prototyping




# SiP in Automotive and Industrial

- Infineon has a long track record for SiPs in Automotive and Industrial of more than 10 years with more than 50 different products
- Shipped Volume: several 100 million units
- Assembly technology: chip on chip and side-by-side on leadframe
- Examples in Automotive:
  - high current PROFET®: (N-channel vertical power FET with charge pump and diagnostic feedback with load current sense).
  - Smart Motor Bridges (Bridges, Half Bridges)
- Examples in Industrial:
  - CoolSET
  - Integrated PWM ControlIC + Power MOSFET
  - Integrated PFC control-IC+ CoolMOS™ Power MOSFET
  - Fast IGBT DuoPack™: Fast IGBT and anti parallel fast recovery diode





# System Integration with multi-chip in a Package enables “intelligent digital control” of Lamps




## Digital Smart Lamp Inverter

- Digital Control methods enable optimized closed loop control vs. analog concepts by changing operation-modes condition-based.
- Digital Power Management comprehensively simplifies optimizations throughout the whole switched mode power supply chain (PFC+PWM+Driver)

ICB1FL02G




## Coreless Transformer Principle



A lot of advantages compared to optocoupler

- No degradation over time
- Gain reliability
- High temperature range ... 150°C
- Very fast transmission (10 ... 100MHz)
- Low power consumption




- Replaces Opto-coupled solution (9 Opto-couplers)
- 70% PCB area reduction



# ISOface™ – SiP in Multi-Chip Packaging (Chip-by-Chip-on-Chip)



Control and Protection Unit




Isolated top chip: 10 $\mu$ m Durimid & Coreless transformer




# Our Core Competencies


## High Integration 130nm




## System in Package



## High Voltage Isolation on Chip



## System on Silicon




# Factors That Come Into Play

- Cost Neutral or
  - Performance is compelling
  - Space saving is **required** and significant
- Performance Neutral
  - No performance penalty unless space saving or cost saving is compelling
- Dual Source
  - Unless cost, performance or space saving is compelling
- Without differentiation (compelling cost, required space saving or performance) you will find yourself only gaining traction in niche markets → low volume


# Cost Neutrality

## Front-End Technology Comparison

Optimos™  
Power Process




High Density  
CMOS Process




- High Density CMOS manufacturing is ~2X higher cost

# SiP Build-up Package Vs Standard leadframe




1X


## ePTFE Substrate



## SLC Build Up Substrate




$\geq 1.5 X$




- SiP requires more expensive package technology
- SoC should target standard molded package for best cost

# Cost Drivers in Package – Body Size






# Substrate Cost Drivers



# PCB Vs Bonder Placement Speed Vs Accuracy


Today we have 0.4 up to 1.0 mm PCB pitches and a component placing accuracy of **+/- 30  $\mu$**  up to **+/- 70  $\mu$**  (@100 k uph equipment).

But direct placing of IC's with 30x30  $\mu$ m pads ( 60  $\mu$ m pitch) – would need a 10 $\mu$  placing accuracy to get 50% connection area













10 $\mu$  adjustment error: 50% overlap

But PCB placement = **+/- 50  $\mu$**



Only Chip-Bonders can manage some 10 $\mu$  @ only 10 k uph

# Main Power Stage Configurations Today

| DrMOS   | iPS  | CanPak  | S308/SS08  | SS08   |
|---|--|---|--|--|
|   |   |   |   |  |
|  |  |  |  |  |
| 20.6mm x 9.0mm<br>185.4 mm <sup>2</sup>   | 21.1mm x 8.9mm<br>187.8 mm <sup>2</sup>  | 21.5mm x 8.7mm*<br>187.1 mm <sup>2</sup>  | 25.2 mm x 7.6 mm*<br>191.5 mm <sup>2</sup>   | 27.6mm x 11.5mm<br>318.4 mm <sup>2</sup>   |

# Cost Neutrality


## Power Stage Cost Comparisons

Discrete Driver,  
HS + LS



1X

SiP: Driver, HS  
+ LS




$\geq 1.2 X$

Monolithic -  
Driver, HS + LS



$\geq 2 X$

- Approx equivalent performance
- Significant cost impact to integrate (whether SiP or SoC)
- SiP and Monolithic are attractive for applications where space is a crucial factor.



CoolMOS and SiC

Source: J. Biela and J. Kolar, ETH Zürich, technical exchange Nov 09



■ The high bar today for semiconductor conversion is >99% !

■ In Server  $V_{\text{core}}$  DCDC we are above 92%




# Interconnect Technologies


## Thermo-mechanical wear out becomes critical



wire bond lift-off




degradation of  
chipmetallization



solder joint cracking

# Smartphone/Tablet PMU

## > 17 Controllers integrated




# iPad is basically a large battery with a small PCB



- There is room for PCB increase – SiP/SoC is a hard sell

# Tablet Power System Integration may follow the SmartPhone Model

- Maximum leverage of semiconductor technology to integrate low-current power, digital power and smart-power functions.
- Maximum use of SiP technology to integrate Drivers, High-current MOSFET's and passives.



# Conclusion

- SiP is established and will continue to grow into all areas of Power Management and Power Delivery.
  
- SoC will gain Mass-traction once certain Triggers are Met
  - Cost Neutral
    - Co-Design / Virtual Prototyping for product decision making
    - Passives over Active Area – minimum die size penalty
  - Performance Neutral or Better
  - Reliability
    - Needs more activity and focus
  
- Decision Matrix
  - In Research Space – please push the technology
  - In Commercial Space – set a methodology and metrics to evaluate and find the 'should do' answer for your product.



A background image showing a person in a white lab coat and safety glasses, working in a laboratory setting. The person is holding a piece of equipment, possibly a pipette or a small container, and is looking down at it. The image is slightly blurred, giving it a sense of motion or focus on the work being done.

**We commit.**  
**We innovate.**  
**We partner.**  
**We create value.**



# ENERGY EFFICIENCY COMMUNICATIONS SECURITY

Innovative semiconductor solutions for energy efficiency, communications and security.

