

International Workshop on Power Supply On Chip
September 22nd - 24th, 2008, Cork, Ireland

Optimization and implementation of a multi-level buck converter for standard CMOS on-chip integration

*Vahid Yousefzadeh,
Toru Takayama
Dragan Maksimović*

*Colorado Power Electronics Center
ECE Department, 425 UCB
University of Colorado
Boulder, CO 80309-0425
maksimov@colorado.edu*

*Gerard Villar
Eduard Alarcón*

*Dept. of Electronic Engineering
Technical University of Catalunya
Campus Nord UPC – Building C4
08034 Barcelona, Spain
ealarcon@eel.upc.edu*

Outline



- Introduction and motivation
- Series-connected multiphase multilevel buck converter
 - Ideal topology. Amplifier and regulator operation
 - Self-driven low-floating-capacitor PFM-operated 3-level converter
- Design-space optimization
- Mixed-signal implementation in 0.25 μ m TSMC CMOS
 - Air-core bondingwire-based inductor, tapered buffer and transistor design
 - Inductor current zero-crossing detection circuit
- Conclusions

Outline

- Introduction and motivation
- Series-connected multiphase multilevel buck converter
 - Ideal topology. Amplifier and regulator operation
 - Self-driven low-floating-capacitor PFM-operated 3-level converter
- Design-space optimization
- Mixed-signal implementation in 0.25 μ m TSMC CMOS
 - Air-core bondingwire-based inductor, tapered buffer and transistor design
 - Inductor current zero-crossing detection circuit
- Conclusions

3-Level (2-cell) Buck Converter

- 3-level (2-cell) converter has been proposed for high voltage inverters [Meynard et al., 1992]
- “ g_1 - g_2 ” & “ g_3 - g_4 ” are complementary switches
- g_1 and g_3 have the same duty cycle
- $V_C = \frac{1}{2} V_{in}$




• Objective:

Investigate potential for lower ripple/ higher efficiency / lower reactive component size / higher bandwidth realization of DC-DC converter


Switching Ripple in the 3-Level Buck Converter

Ripple comparison of 3-level and buck converter with same f_s , L , C



4 times smaller peak inductor current ripple

$$\Delta i_{\max_n} = \frac{1}{(n-1)^2} \Delta i_{\max_2}$$



8 times smaller peak capacitor voltage ripple

$$\Delta v_{\max_n} = \frac{1}{(n-1)^3} \Delta v_{\max_2}$$

Ripple results similar to two-phase converter, but with a single, smaller inductor


3-Level (2-cell) Buck Converter

Comparison of 3-level and buck converter

- For $\Delta v_{max} = 12 \text{ mV}$, $f_{s3} = 200 \text{ kHz}$, $f_{s2} = 560 \text{ kHz} \Rightarrow \eta_2 = 0.83$ and $\eta_3 = 0.92$


\Rightarrow **improved efficiency**

- Same f_s , Δv_o , $\Delta i_L \Rightarrow L_3 = 0.25L_2$, $C_3 = 0.5C_2 \Rightarrow$ **reduced area**





Example application to
switching power amplifier

Two-Tone Signal Generation Using a 3-Level and a Buck Converter



A two-tone signal generated with a three-level and a buck converter.

Experimental Envelope Tracking Waveforms




Standard buck converter

3-level buck converter

- Standard buck and 3-level buck compared for the same open-loop bandwidth and the same switching frequency
- Modulation: rectified sine-wave at $f_m = 20$ kHz
- 30dB lower switching-frequency harmonic in the 3-level converter

Flying capacitor voltage control




- Digital (verilog) controller implementation using FPGA


- x and y are sampled at

$$V_{sw} = V_C \text{ or}$$



$$V_{sw} = V_{in} - V_C$$




Experimental waveforms for flying capacitor voltage control



Uncontrolled
capacitor C_x
voltage



Controlled
capacitor C_x
voltage





Outline

- Introduction and motivation
- Series-connected multiphase multilevel buck converter
 - Ideal topology. Amplifier and regulator operation
 - Self-driven low-floating-capacitor PFM-operated 3-level converter
- Design-space optimization
- Mixed-signal implementation in 0.25 μ m TSMC CMOS
 - Air-core bondingwire-based inductor, tapered buffer and transistor design
 - Inductor current zero-crossing detection circuit
- Conclusions

3-level self-driving PFM low-C_x buck converter


Low-C_x resonant 3-level buck converter in DCM. Self-driving transistor-level topology




Self-driving scheme to interconnect power transistors and drivers, which reduces the voltage across the power MOSFETs gate dielectric.

3-level self-driving PFM low-Cx buck converter

- Use of core transistors to implement the power MOSFETs
- Use of core transistors to implement power drivers of P_2 & N_2
- Reduces the power consumption of the power drivers




37 MHz switching frequency
26 nH inductance




Driver supply voltage and v_{gs} for all power MOSFETs, Cadence transistor-level simulations.

3-level self-driving PFM low-C_x buck converter




Output voltage ripple as a function of V_o , for the 3-level (C_x sweep) and the classical (dotted line) Buck converters.



Control signal-to-output voltage transfer function comparison between the 3-level (C_x sweep) and the classical (dotted line) Buck converters.

$L=35\text{nH}$ $V_{\text{bat}}=3.6\text{V}$
 $C_o=30\text{nF}$ $V_o=1\text{V}$
 $f_s=25\text{MHz}$ $I_o=100\text{mA}$



Representative waveforms corresponding to a DCM operated 3-level Buck converter, duty cycle below 50%


Outline

- Introduction and motivation
- Series-connected multiphase multilevel buck converter
 - Ideal topology. Amplifier and regulator operation
 - Self-driven low-floating-capacitor PFM-operated 3-level converter
- **Design-space optimization**
- Mixed-signal implementation in 0.25 μ m TSMC CMOS
 - Air-core bondingwire-based inductor, tapered buffer and transistor design
 - Inductor current zero-crossing detection circuit
- Conclusions

Circuit topology considerations

Optimized design space exploration (II)

1) Model each performance index (ripple, efficiency and area) as a function of design parameters: inductor, capacitor and switching frequency



A priori parameters and assumptions are application-oriented: topology, V_{in} , V_{out} , and the target IC technology parameters.

Output voltage ripple

$$\Delta v_o = \frac{V_o D T_s}{RC} = \frac{V_o D}{RC f_s} = f_{\Delta v_o}(L, C, f_s)$$

Efficiency

$$\eta = \frac{V_{in} I_L - P_{L-DC} - P_{L-core} - P_{Q-all}}{V_{in} I_L} = f_{\eta}(L, C, f_s)$$

Occupied area

$$Area = A_C + A_L + 2A_Q = f_{area}(L, C, f_s)$$

Circuit topology considerations

Optimized design space exploration (III)

2) Define a merit figure encompassing the performance indexes to be maximized or minimized

generic merit figure

$$\Gamma(x_1, \dots, x_n) = \frac{\prod_i \beta_i f_i^{\gamma_i}(x_1, \dots, x_n)}{\prod_j \beta_j f_j^{\gamma_j}(x_1, \dots, x_n)}$$

Boost converter case example merit figure

$$\Gamma(L, C, f_s) = \frac{f_\eta(L, C, f_s)}{f_A^2(L, C, f_s) \cdot f_{\Delta v_o}(L, C, f_s)}$$


Note that the area dependence is square-weighted so as to solve the ill-conditioned solution of $\Delta v_o \rightarrow \infty$ when $A \rightarrow 0$.

Output voltage ripple

Efficiency

Occupied area

Merit figure



Circuit topology considerations




Optimized design space exploration (IV)

Design example for a standard $0.35\ \mu\text{m}$ CMOS technology

3) Obtain optimum point within design space (L, C, f_s) as regards efficiency, occupied area, functionality

Specs: $\Delta_{vo} = 0.1\ \text{V}$ $i_{out} = 0.4\ \text{A}$

Optimization result: $L = 30\ \text{nH}$, $C =$, $f_s = 50\ \text{MHz}$



Optimized design space exploration

3-level converter design example for a standard $0.25 \mu\text{m}$ CMOS technology





Table 6.3. 3-level converter selected design main characteristics, referred to $I_o = 100 \text{ mA}$

Inductor (L)	26.73 nH
Output capacitor (C_o)	25.89 nF
C_z capacitor (C_z)	5.07 nF
Switching frequency (f_s)	37.28 MHz
T_1 and T_3 duration	6.85 ns
T_2 duration	5.65 ns
T_1' and T_3' inactivity states duration	917 ps
Operating mode	DCM
Inductor current at the end of T_1 (I_{T1})	211.2 mA
Total power losses (P_{losses})	43.5 mW
Power efficiency (η)	69.68%
Total occupied area (A_{total})	5.09 mm ²
Output voltage ripple $\rightarrow I_o = 100 \text{ mA}$ (ΔV_o)	14.6 mV
Output voltage ripple $\rightarrow I_o = 5 \text{ mA}$ (ΔV_o)	49.4 mV





Design space exploration of a CMOS-compatible 3-level converter: 70% efficiency, 5 mm^2 silicon and $f_s = 37 \text{ MHz}$

Outline



- Introduction and motivation
- Series-connected multiphase multilevel buck converter
 - Ideal topology. Amplifier and regulator operation
 - Self-driven low-floating-capacitor PFM-operated 3-level converter
- Design-space optimization
- **Mixed-signal implementation in 0.25 μ m TSMC CMOS**
 - Air-core bondingwire-based inductor, tapered buffer and transistor design
 - Inductor current zero-crossing detection circuit
- Conclusions

Bondwire triangular spiral inductors in standard CMOS



Technical parameter	Value
Desired inductance	50 nH
Tolerance on desired value	3 %
Bonding pad resistance R_{bp}	13 mΩ
Bonding wire resistivity ζ	49.69 Ω/m
Bonding wire radius R	12.5 μm
Distance between bonding wires p	50 μm
Area coefficient γ_{LA}	1
Resistance coefficient γ_{LR}	10


Characteristic	Value
Final inductance L	48.95 nH
Outer side length s_{ext}	2.6 mm
Number of turns n_L	4
Occupied area A_L	3.02 mm ²
ESR R_L	1.503 Ω




- Area underneath inductor is usable for capacitors and power MOSFETs

Power MOSFETs

Complete loss optimization of on-chip CMOS synchronous rectifier




$W_p = 3092\mu\text{m}$
 $W_n = 2913\mu\text{m}$ power
drivers with 7.59 and 7.48 tapering factors
Overall losses 37.1mW




Breakdown of loss distribution, corresponding the optimized design of power MOSFETs and their associated drivers.

Power MOSFET gate drive design


Additional degree of freedom: impact of W_p upon efficiency and delay



Q_i and Q_{e1} variation as a function of the PMOS channel width of the minimum inverter ($W_n = 0.3\mu\text{m}$)




t_{fri} and t_{fre1} parameter variation




Total energy losses as a function of the number of inverters n and the minimum inverter PMOS channel width W_p . The area includes all the designs constrained to a propagation delay lower than 1.15 ns.

$i_L=0$ detection circuit. Event detection







The body diode of the NMOS power switch turns-on as a consequence of a premature cut off of the power transistor



Inductor current charges the x-node parasitic capacitor and a positive voltage pulse appears in V_x voltage, due to late cut off of the power transistor


$i_L=0$ detection circuit. Circuit for time adjustment. Inductor current observer



$i_L=0$ detection circuit Mixed-signal implementation in 0.25 μm CMOS

$i_L > 0$

$i_L < 0$




N_1


N_2

Time-domain performance of $i_L=0$ detection circuit


Before adjustment





After $i_L=0$ adjustment





Complete integrated 3-level CMOS switching power converter





Full-transistor-level circuit results (I)






Full-transistor-level circuit results (II)



Full-transistor-level circuit results (III)



Experimental results



Outline

- Introduction and motivation
- Series-connected multiphase multilevel buck converter
 - Ideal topology. Amplifier and regulator operation
 - Self-driven low-floating-capacitor PFM-operated 3-level converter
- Design-space optimization
- Mixed-signal implementation in 0.25 μ m TSMC CMOS
 - Air-core bondingwire-based inductor, tapered buffer and transistor design
 - Inductor current zero-crossing detection circuit
- **Conclusions**

Conclusions

- Three-level converter results in favorable trade-offs in terms of decreasing the switching ripples, decreasing the switching frequency, reducing the size of the filter elements, increasing the converter open-loop bandwidth, or increasing the converter efficiency.
- The 3-level converter with low-Cx, self-biased drivers and operating in DCM/PFM has been presented as a candidate for DC-DC converter integration
- The use of the self-driving scheme to supply the drivers allows the use of thin-oxide transistors which increases the performance of the switches.
- Design optimization results in the 3-level converter outperforming the Buck converter.

Future research lines

- Linear-assisted scheme for multilevel converters
- Explore extending the approach to more intermediate levels
- Use different modulations (e.g. asynchronous sigma delta)
- Applying time optimal control