Embedding of Power CMOS in Organic Substrates

Thomas Löher, Andreas Ostmann

Fraunhofer Institute for Reliability and Microintegration (IZM)

phone: +49 (30) 46403-648 email: thomas.loeher@izm.fraunhofer.de





Outline

Power Electronic Packaging

Chip Embedding Technology

Introduction

Process

Applications

Conclusions





Power Electronics Packaging – system size



Performance of power devices often limited by packaging / interconnect technology





Power Electronic Packaging - Conventional Interconnects



Power Electronic Packaging - Wire & Ribbon Bonds



heavy wire bonding on IGBT and DCB



• Al ultrasonic heavy wire bonds

• 100 – 500 µm wire thickness

Al heavy ribbon bonding

Al wire bond on PCB



heavy ribbon bonding on IGBT and DCB





Power Electronic Packaging - Soldered Module



- power module with double sided water cooling
- IGBTs and diods soldered to DCB substrate
- reduction of thermal resistance by 40 %
- increased lifetime of module
- high reliability





Cross section of module



Prototype module



Chip Embedding – Chip in Polymer



Features

- chip embedded in planar substrate
- direct Cu contact to chip
- no wires, no solder bumps
- very thin package
- power and logic integration possible

Advantages

- reduced package thickness
- 3D stacking capability
- improved electrical performance
- good thermal performance
- EMI shielding capability





Chip Embedding – Process Flow Chip in Polymer



- conventional (multi-layer) substrate
- die bonding of thin chips (≤ 50 μm) with Cu bumps (5 μm)
- embedding of chips by vacuum lamination of RCC[™] (Resin Coated Copper)
- laser drilling of vias to chip and substrate
- Cu metallization of vias
- structuring of Cu layer
- optional processing of further layers





Emnedded Passive Components

embedding of ultra-thin discrete passives (R, C) into PCB
 location directly under SMDs or flip chips





Advantages

comparison of ultra-thin and conventional SMD capacitor

- reduction of required surface space
- large variety of R and C values available
- low-tolerance components available
- establishes supply chain





Chip Embedding Technologies – European Research Projects



HERMES High Density Integrat

High Density Integration by Embedding Chips for Reduced he Size Modules and Electronic Systems

Project

- EU funded project, FP 7 program, duration 05/2008 04/2011
- Total budget ca.15 M€

Project Goal

- Industrialisation of the HIDING DIES chip embedding technology
- Improvement of technology towards finer pitch, use of new material developments, process innovation and equipment improvements
- Strong focus on future implementing of the technology in a manufacturing environment / value chain

Consortium

- 11 partners; technology provider, end-user, testing, research institutes
- Early Adopters Group with potential end-users







Chip in Polymer – Current Application Developments



Chip in Polymer - Reliability Tests

- 2.5x2.5 mm² chips, 50 μ m thickness
- chips bonded on 650 µm FR4 core substrate
- \bullet chip embedding n 80 μm RCC

Temperature storage

condition 150 °C →1000 hours passed

Humidity storage

condition 85 °C / 85 % rh → 2000 hours passed

Moisture Sensitivity Jedec Level 3

humidity soak – 192h @ 30°C/60% RH followed by 3 reflows peak temp. 260 °C (Pb-free) → test passed

Thermal Shock

condition air-to-air shock -55 / +126 °C → 13000 cycles passed





cross-section after Jedec level 3 test

- no delamination after 3rd reflow
- interconnection to chip survived



Applications – Chip Card Module





chip card module with embedded controller IC, 300 μm total thickness



Applications - Dual Chip SIP

- Dual Chip package
- Two + two build up layers
- Package outline 15 x 15 mm²
- 120 µm pad pitch
- Min. lines / spaces: 50 µm



Challenges

- Die bonding on both substrate sides
- High wiring complexity and density
- Use of new process:
 LDI for resist mask exposure subtractive or semi additive cupper processing







Applications - 77 GHz Automotive Rader System









x-ray image of embedded rf chip

Applications – Power MOSFET Module

embedding of Power MOSFETs between two Cu layers for a thin and low-cost SMD package



embedded chip 200 µm thickness and soldered die bond

Challenges

- very low thickness of die bond solder with low amount of voids
- embedding of "thick" chips of 200 µm thickness
- reduction of process and material cost
- package 3.2 x 3.2 mm²





Applications - Power Packages and Modules

→ single chip packages for MOSFETs and IGBTs



→ module with power and logic







Embedding Technology – Future Development

- die bonding of power chips using nano-structured surfaces
- avoiding any solder for embedded power electronics



Fraunhofer Institut Zuverlässigkeit und Mikrointegration



Conclusions

- Conventional wire bonded packages and modules
 - Improvements and further developments
- > Novel packaging technology: Chip embedding
 - First promising results
 - Increasing requests from industry
- Nano structured surfaces
 - Interconnection avoiding solder





Thanks for Your Attention